github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-20 04:07:36 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
cva6/config/riscv-config
History
Exact
Zbigniew Chamski 592487ffa0
[riscv-config] Align CV32A65X spec on adoc, cleanup defs. Fix CSR updater. (#2206)
2024-06-06 11:19:41 +02:00
..
cv32a65x [riscv-config] Align CV32A65X spec on adoc, cleanup defs. Fix CSR updater. (#2206) 2024-06-06 11:19:41 +02:00
Makefile Update riscv-config infra to better match expressivity needs of CV32A65X. (#2193) 2024-06-04 18:12:14 +02:00
README.md Add initial riscv-config input specs, validation harness and YAML outputs for CV32A65X. (#2133) 2024-05-21 07:21:57 +02:00

README.md

File organization

  • Makefile: the makefile needed to regenerate the Yaml files using riscv-config.
  • TARGET: directory holding input and output files for configuration named TARGET (currently only cv32a65x)
    • spec: Directory holding input files
      • isa_spec.yaml: specification of the ISA, including CSRs and privileges (expressed as canonical extension letters)
      • custom_spec.yaml: specification of custom CSRs
      • platform_spec.yaml: specification of platform-level values/properties
    • generated: Directory holding generated files produced by riscv-config from the spec files
      • isa_gen.yaml: ISA definition completed y riscv-config
      • custom_gen.yaml: Custom CSR definitions completed by riscv-config
      • platform_gen.yaml: Platform-specific values/properties completed by riscv-config

Prerequisites

  • Python3 (tested with 3.9 on RedHat Enterprise Linux 8)

Invocation

From any directory, run

make -C <CVA6_top_directory>/config/riscv-config all