mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-19 19:57:11 -04:00
Update CV32A65X-annotated privileged ISA specification to reflect the fact that with PMP granularity 8 and only supported PMP address matching modes being OFF and TOR, bit 0 of the pmpaddr0..pmpaddr7 registers can be safely made read-only zero. Update riscv-config specifications and its generated files accordingly. |
||
---|---|---|
.. | ||
cv32a65x | ||
Makefile | ||
README.md |
File organization
Makefile
: the makefile needed to regenerate the Yaml files usingriscv-config
.TARGET
: directory holding input and output files for configuration namedTARGET
(currently onlycv32a65x
)spec
: Directory holding input filesisa_spec.yaml
: specification of the ISA, including CSRs and privileges (expressed as canonical extension letters)custom_spec.yaml
: specification of custom CSRsplatform_spec.yaml
: specification of platform-level values/properties
generated
: Directory holding generated files produced byriscv-config
from the spec filesisa_gen.yaml
: ISA definition completed yriscv-config
custom_gen.yaml
: Custom CSR definitions completed byriscv-config
platform_gen.yaml
: Platform-specific values/properties completed byriscv-config
Prerequisites
- Python3 (tested with 3.9 on RedHat Enterprise Linux 8)
Invocation
From any directory, run
make -C <CVA6_top_directory>/config/riscv-config all