github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-04-22 12:57:23 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Fixed a subtle questa sim bug with imperasDV. On some linux systems

Browse source 
vsim will default to 32-bit mode rather than 64-bit, but the ImperasDV
libraries are 64-bit.  vsim must run in 64-bit mode.
This commit is contained in:
Rose Thompson 2024-08-29 14:00:52 -07:00
parent 0ce4d1b452
commit a1c6bc854e
3 changed files with 7 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
.gitmodules vendored
View file

@ -31,3 +31,6 @@
[submodule "cvw-arch-verif"]
path = addins/cvw-arch-verif
url = https://github.com/openhwgroup/cvw-arch-verif
[submodule "addins/riscvISACOV"]
path = addins/riscvISACOV
url = git@github.com:riscv-verification/riscvISACOV.git

1
addins/riscvISACOV Submodule

@ -0,0 +1 @@
Subproject commit ac9fa2d386c0cb2f44e1e1e83a555d585034dfa3

3
bin/wsim
View file

@ -106,6 +106,9 @@ else:
suffix = ""
flags = suffix + " " + ImperasPlusArgs
if((args.lockstep or args.fcov) and args.sim == "questa"):
prefix = "MTI_VCO_MODE=64 " + prefix
# other flags
if (args.ccov):
flags += " --ccov"