github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-27 17:01:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
cvw/examples/exercises/fma16/synthDC
History
Jordan Carlin 5271234591
Fix lots of spelling errors
2025-05-08 00:18:38 -07:00
..
scripts Fix lots of spelling errors 2025-05-08 00:18:38 -07:00
.synopsys_dc.setup fma synthesis and test vectors 2025-04-21 06:25:27 -07:00
Makefile fma synthesis and test vectors 2025-04-21 06:25:27 -07:00
README.md Updated README 2025-04-22 16:27:21 -07:00

README.md

Synthesis

This subdirectory contains synthesis scripts for use with Synopsys (snps) Design Compiler (DC). Synthesis commands are found in scripts/synth.tcl.

Example Usage

make synth FREQ=500

Environment Variables

  • FREQ
    • Frequency in MHz. Default is 500
    • The target standard cell library. The default is sky130.
  • TECH
    • Options:
    • sky90: skywater 90nm TT 25C
    • sky130: skywater 130nm TT 25C
  • SAIFPOWER
    • Controls if power analysis is driven by switching factor or RTL modelsim simulation. When enabled requires a saif file named power.saif. The default is 0.
    • Options:
      • 0: switching factor power analysis
      • 1: RTL simulation driven power analysis.