mirror of
https://github.com/lowRISC/ibex.git
synced 2025-04-22 04:47:25 -04:00
added patch for xlen for riscv-arch-tests
This commit is contained in:
parent
539316365f
commit
4c2a406590
2 changed files with 14 additions and 0 deletions
12
vendor/patches/riscv_arch_tests/xlen_change.patch
vendored
Normal file
12
vendor/patches/riscv_arch_tests/xlen_change.patch
vendored
Normal file
|
@ -0,0 +1,12 @@
|
|||
diff --git a/riscv-test-suite/env/arch_test.h b/riscv-test-suite/env/arch_test.h
|
||||
index e542123b9..d731973fd 100644
|
||||
--- a/riscv-test-suite/env/arch_test.h
|
||||
+++ b/riscv-test-suite/env/arch_test.h
|
||||
@@ -86,6 +86,7 @@
|
||||
|
||||
#include "encoding.h"
|
||||
#include "test_macros.h"
|
||||
+#define XLEN __riscv_xlen
|
||||
#define MIN(a,b) (((a)<(b))?(a):(b))
|
||||
#define MAX(a,b) (((a)>(b))?(a):(b))
|
||||
#define BIT(addr, bit) (((addr)>>(bit))&1)
|
|
@ -104,6 +104,8 @@
|
|||
#define LIMMSZ (WDBITS-IMMSZ)
|
||||
#define LIMMMSK ( (1 <<LIMMSZ)-1)
|
||||
|
||||
#define XLEN __riscv_xlen
|
||||
|
||||
#define ALIGNSZ ((XLEN>>5)+2) // log2(XLEN): 2,3,4 for XLEN 32,64,128
|
||||
#if XLEN>FLEN
|
||||
#define SIGALIGN REGWIDTH
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue