Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Find a file
Tom Roberts 344279906f [rtl] Fix PMP address matching
- For TOR matching, match should be range_low <= addr < range_high
- Adapt masking so TOR matching can still be reused for NAPOT matching
- Relates to #864

Signed-off-by: Tom Roberts <tomroberts@lowrisc.org>
2020-05-26 09:33:50 +01:00
ci [ci] Fix multi-config CI 2020-04-14 15:08:00 +01:00
doc [bitmanip] Add ZBR instruction group 2020-05-22 17:21:03 +02:00
dv [dv/icache] revert ff5c0c5 2020-05-26 09:29:36 +01:00
examples [dv] Change performance counter access to DPI 2020-05-21 20:34:26 +01:00
formal [formal] Create Ibex Verilog source 2020-05-25 16:47:25 +01:00
lint [cfg] Add PMP parameters to ibex_config.yaml 2020-05-15 09:03:04 +01:00
rtl [rtl] Fix PMP address matching 2020-05-26 09:33:50 +01:00
shared Use prim_generic_ram_1p in ram_1p 2020-05-22 14:33:11 +01:00
syn [syn] Add more Ibex parameters to flow 2020-05-20 12:08:10 +01:00
util [dv] Enable use of ibex configs in DV 2020-05-15 09:03:04 +01:00
vendor Update google_riscv-dv to google/riscv-dv@7b38e54 2020-05-21 08:28:58 -07:00
.clang-format Add lowRISC standard clang-format file 2019-09-11 12:00:49 +01:00
.gitignore Ignore modelsim.ini generated from Questa tool 2020-03-13 10:58:53 +00:00
azure-pipelines.yml [cfg] Add PMP parameters to ibex_config.yaml 2020-05-15 09:03:04 +01:00
check_tool_requirements.core Check for supported tool versions 2020-02-12 15:57:40 +00:00
CONTRIBUTING.md Fix vim setting suggestion 2019-06-19 14:39:41 +02:00
CREDITS.md Add Greg Chadwick to CREDITS.md 2019-10-17 11:07:05 +01:00
ibex_configs.yaml [cfg] Add PMP parameters to ibex_config.yaml 2020-05-15 09:03:04 +01:00
ibex_core.core [rtl] Add dummy instruction insertion 2020-05-21 13:58:01 +01:00
ibex_core_tracing.core [config] Change default PMPNumRegions 2020-05-15 11:12:31 +01:00
ibex_icache.core [prim] Split out primitives used by icache 2020-05-04 17:19:58 +01:00
ibex_pkg.core Factor out ibex_pkg.sv into a separate core file 2020-03-27 10:44:09 +00:00
ibex_tracer.core Factor out ibex_pkg.sv into a separate core file 2020-03-27 10:44:09 +00:00
LICENSE Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
Makefile [cfg] Add PMP parameters to ibex_config.yaml 2020-05-15 09:03:04 +01:00
python-requirements.txt Add Verible lint as one lint option 2020-03-16 16:54:41 +00:00
README.md [ci] Add clang-format checking to CI 2020-01-02 13:20:35 +01:00
src_files.yml Update src_files.yml 2020-04-23 15:44:56 +02:00
tool_requirements.py Teach check_tool_requirements to check for edalize versions 2020-04-16 09:38:38 +01:00

Build Status

Ibex RISC-V Core

Ibex is a small and efficient, 32-bit, in-order RISC-V core with a 2-stage pipeline that implements the RV32IMC instruction set architecture.

Ibex offers several configuration parameters to meet the needs of various application scenarios. The options include two different choices for the architecture of the multiplier and divider unit, as well as the possibility to drop the support for the "M" extension completely. In addition, the "E" extension can be enabled when opting for a minimum-area configuration.

This core was initially developed as part of the PULP platform under the name "Zero-riscy" [1], and has been contributed to lowRISC who maintains it and develops it further. It is under active development, with further code cleanups, feature additions, and test and verification planned for the future.

Documentation

The Ibex user manual can be read online at ReadTheDocs. It is also contained in the doc folder of this repository.

Contributing

We highly appreciate community contributions. To ease our work of reviewing your contributions, please:

  • Create your own branch to commit your changes and then open a Pull Request.
  • Split large contributions into smaller commits addressing individual changes or bug fixes. Do not mix unrelated changes into the same commit!
  • Write meaningful commit messages. For more information, please check out the contribution guide.
  • If asked to modify your changes, do fixup your commits and rebase your branch to maintain a clean history.

When contributing SystemVerilog source code, please try to be consistent and adhere to our Verilog coding style guide.

When contributing C or C++ source code, please try to adhere to the OpenTitan C++ coding style guide. All C and C++ code should be formatted with clang-format before committing. Either run clang-format -i filename.cc or git clang-format on added files.

To get started, please check out the "Good First Issue" list.

Issues and Troubleshooting

If you find any problems or issues with Ibex or the documentation, please check out the issue tracker and create a new issue if your problem is not yet tracked.

Questions?

Do not hesitate to contact us, e.g., on our public Ibex channel on Zulip!

License

Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).

Credits

Many people have contributed to Ibex through the years. Please have a look at the credits file and the commit history for more information.

References

  1. Schiavone, Pasquale Davide, et al. "Slow and steady wins the race? A comparison of ultra-low-power RISC-V cores for Internet-of-Things applications." 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS 2017)