Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
Find a file
Tao Liu bdb089d456 Update google_riscv-dv to 215e064
Update code from upstream repository https://github.com/google/riscv-
dv to revision 215e0646ae9909aa0e78d6e91f4f33ed77f95e43
2019-05-31 17:39:28 +01:00
doc Correct order of exceptions in documentation 2019-05-22 17:02:18 +01:00
rtl Fix decoding of C.LI, C.LUI, C.SRLI, C.SRAI, C.SSLI 2019-05-31 17:26:18 +01:00
vendor Update google_riscv-dv to 215e064 2019-05-31 17:39:28 +01:00
.gitignore Fix some issues and cleanup 2016-12-30 00:26:15 +01:00
ibex.core Cleanup includes and defines 2019-05-03 17:30:29 +01:00
ibex_tracer.core Cleanup includes and defines 2019-05-03 17:30:29 +01:00
LICENSE Convert from Solderpad to standard Apache 2.0 license 2019-04-26 15:05:17 +01:00
README.md Add documentation link to the README.md 2019-05-03 11:49:11 +01:00
src_files.yml Cleanup includes and defines 2019-05-03 17:30:29 +01:00

Ibex: RISC-V Core

Ibex is a small 32 bit RISC-V core with a 2-stage pipeline.

Ibex fully implements the RV32IMC instruction set and a small set of RISC-V privileged specifications. Ibex can be configured to be very small by disabling the RV32M extensions and by activating the RV32E extensions.

This core was initially developed as part of the PULP platform under the name "Zero-riscy", and has been contributed to lowRISC who maintains it and develops it further.

Ibex is under active development, with further code cleanups, feature additions, and test and verification planned for the future.

Documentation

The Ibex documentation can be read online at ReadTheDocs. It is also contained in the doc folder of this repository. We highly appreciate pull requests on the documentation if you find anything wrong or outdated!

License

Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).