github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-24 14:17:51 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

[sim] add crypto ISA ext. generics

Browse source
This commit is contained in:
stnolting 2024-09-25 00:17:54 +02:00
parent c8db86b741
commit 0322f76c9d
2 changed files with 8 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

4
sim/neorv32_tb.vhd
View file

@ -206,10 +206,14 @@ begin
CPU_EXTENSION_RISCV_E => false, -- implement embedded RF extension?
CPU_EXTENSION_RISCV_M => true, -- implement mul/div extension?
CPU_EXTENSION_RISCV_U => true, -- implement user mode extension?
CPU_EXTENSION_RISCV_Zbkx => true, -- implement cryptography crossbar permutation extension?
CPU_EXTENSION_RISCV_Zfinx => true, -- implement 32-bit floating-point extension (using INT reg!)
CPU_EXTENSION_RISCV_Zicntr => true, -- implement base counters?
CPU_EXTENSION_RISCV_Zicond => true, -- implement integer conditional operations?
CPU_EXTENSION_RISCV_Zihpm => true, -- implement hardware performance monitors?
CPU_EXTENSION_RISCV_Zknd => true, -- implement cryptography NIST AES decryption extension?
CPU_EXTENSION_RISCV_Zkne => true, -- implement cryptography NIST AES encryption extension?
CPU_EXTENSION_RISCV_Zknh => true, -- implement cryptography NIST hash extension?
CPU_EXTENSION_RISCV_Zmmul => false, -- implement multiply-only M sub-extension?
CPU_EXTENSION_RISCV_Zxcfu => true, -- implement custom (instr.) functions unit?
-- Extension Options --

4
sim/simple/neorv32_tb.simple.vhd
View file

@ -178,10 +178,14 @@ begin
CPU_EXTENSION_RISCV_E => false, -- implement embedded RF extension?
CPU_EXTENSION_RISCV_M => true, -- implement mul/div extension?
CPU_EXTENSION_RISCV_U => true, -- implement user mode extension?
CPU_EXTENSION_RISCV_Zbkx => true, -- implement cryptography crossbar permutation extension?
CPU_EXTENSION_RISCV_Zfinx => true, -- implement 32-bit floating-point extension (using INT reg!)
CPU_EXTENSION_RISCV_Zicntr => true, -- implement base counters?
CPU_EXTENSION_RISCV_Zicond => true, -- implement integer conditional operations?
CPU_EXTENSION_RISCV_Zihpm => true, -- implement hardware performance monitors?
CPU_EXTENSION_RISCV_Zknd => true, -- implement cryptography NIST AES decryption extension?
CPU_EXTENSION_RISCV_Zkne => true, -- implement cryptography NIST AES encryption extension?
CPU_EXTENSION_RISCV_Zknh => true, -- implement cryptography NIST hash extension?
CPU_EXTENSION_RISCV_Zmmul => false, -- implement multiply-only M sub-extension?
CPU_EXTENSION_RISCV_Zxcfu => true, -- implement custom (instr.) functions unit?
-- Extension Options --