minor update

This commit is contained in:
tinebp 2024-11-22 11:12:17 -08:00
parent 7c4ce74801
commit 3e4bbfc9f0

View file

@ -110,9 +110,12 @@ module VX_fifo_queue #(
if (OUT_REG != 0) begin : g_out_reg if (OUT_REG != 0) begin : g_out_reg
reg [DATAW-1:0] data_out_r; reg [DATAW-1:0] data_out_r;
wire going_empty = (ALM_EMPTY == 1) ? alm_empty : (size[ADDRW-1:0] == ADDRW'(1)); wire going_empty = (ALM_EMPTY == 1) ? alm_empty : (size[ADDRW-1:0] == ADDRW'(1));
wire bypass = push && (empty || (going_empty && pop));
always @(posedge clk) begin always @(posedge clk) begin
if (pop || (push && empty)) begin if (bypass) begin
data_out_r <= (empty || going_empty) ? data_in : data_out_w; data_out_r <= data_in;
end else if (pop) begin
data_out_r <= data_out_w;
end end
end end
assign data_out = data_out_r; assign data_out = data_out_r;