jaewon-lee-github
|
bbc02cc013
|
merged with master
|
2024-10-03 13:44:39 -04:00 |
|
Blaise Tine
|
a75ed78bf2
|
fixed getopt exitcode with invalid parameters
|
2024-09-07 03:42:46 -07:00 |
|
Hanran Wu
|
ea9560b33b
|
merge
|
2024-08-23 17:44:24 -04:00 |
|
Blaise Tine
|
99f114aba3
|
minor updates
|
2024-07-23 13:13:24 -07:00 |
|
Jaewon Lee
|
d531fa6b26
|
64bit support
|
2024-06-29 17:43:20 -04:00 |
|
Blaise Tine
|
68d2ac6f5e
|
32-bit/64-bit address space compatibility
|
2024-05-28 22:30:59 -07:00 |
|
Blaise Tine
|
f8ef570778
|
riscv tests refactoring
|
2024-05-28 10:46:31 -07:00 |
|
Blaise Tine
|
db0f0fd353
|
runtime API refactoring to support memory reservation and protection
|
2024-04-28 04:23:00 -07:00 |
|
Blaise Tine
|
840ced22a9
|
simx refactoring - emulation vs simulation discrete separation
|
2024-03-12 00:23:42 -07:00 |
|
Blaise Tine
|
b0b7cd2b1e
|
minor updates
|
2024-02-03 19:09:53 -08:00 |
|
Blaise Tine
|
c7a81d1493
|
adding sockets support to simx and cache subsystem refactoring
minor update
minor update
minor updates
|
2023-12-20 15:16:12 -08:00 |
|
Blaise Tine
|
d47cccc157
|
Vortex 2.0 changes:
+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes
|
2023-10-19 20:51:22 -07:00 |
|
Blaise Tine
|
5fbace9fa0
|
fixed several bugs and refactor memory access
|
2022-02-04 17:50:19 -05:00 |
|
Blaise Tine
|
cf2a0a5f39
|
code refactoring
|
2022-02-04 00:07:24 -05:00 |
|
Santosh Srivatsan
|
885bb58ca9
|
Merged RV64IMFD extensions to master branch
|
2021-12-11 17:06:29 -05:00 |
|
Blaise Tine
|
5825b7c15a
|
dram simulator fix
|
2021-12-07 22:44:06 -05:00 |
|
Blaise Tine
|
b741807f8c
|
using ramulator dram simulator
|
2021-12-06 01:22:45 -05:00 |
|
Blaise Tine
|
092ff42ab4
|
simx multicore fix
|
2021-12-01 00:12:16 -05:00 |
|
Blaise Tine
|
2a7a4df342
|
simx directory name fix
|
2021-11-30 07:17:58 -05:00 |
|