vortex/hw/rtl/cache
Blaise Tine 2bd22253eb
Some checks are pending
CI / setup (push) Waiting to run
CI / build (32) (push) Blocked by required conditions
CI / build (64) (push) Blocked by required conditions
CI / tests (cache, 32) (push) Blocked by required conditions
CI / tests (cache, 64) (push) Blocked by required conditions
CI / tests (config1, 32) (push) Blocked by required conditions
CI / tests (config1, 64) (push) Blocked by required conditions
CI / tests (config2, 32) (push) Blocked by required conditions
CI / tests (config2, 64) (push) Blocked by required conditions
CI / tests (debug, 32) (push) Blocked by required conditions
CI / tests (debug, 64) (push) Blocked by required conditions
CI / tests (opencl, 32) (push) Blocked by required conditions
CI / tests (opencl, 64) (push) Blocked by required conditions
CI / tests (regression, 32) (push) Blocked by required conditions
CI / tests (regression, 64) (push) Blocked by required conditions
CI / tests (scope, 32) (push) Blocked by required conditions
CI / tests (scope, 64) (push) Blocked by required conditions
CI / tests (stress, 32) (push) Blocked by required conditions
CI / tests (stress, 64) (push) Blocked by required conditions
CI / tests (synthesis, 32) (push) Blocked by required conditions
CI / tests (synthesis, 64) (push) Blocked by required conditions
CI / complete (push) Blocked by required conditions
minor update
2024-10-19 22:14:38 -07:00
..
VX_bank_flush.sv minor update 2024-10-19 22:14:38 -07:00
VX_cache.sv block ram redesign to support synthesizable write-first mode 2024-10-18 23:54:20 -07:00
VX_cache_bank.sv minor update 2024-10-19 21:39:34 -07:00
VX_cache_bypass.sv block ram redesign to support synthesizable write-first mode 2024-10-18 23:54:20 -07:00
VX_cache_cluster.sv block ram redesign to support synthesizable write-first mode 2024-10-18 23:54:20 -07:00
VX_cache_data.sv minor update 2024-10-19 21:39:34 -07:00
VX_cache_define.vh cache hit timing optimization 2024-10-19 20:04:51 -07:00
VX_cache_flush.sv minor update 2024-10-19 22:14:38 -07:00
VX_cache_mshr.sv minor update 2024-10-17 14:07:22 -07:00
VX_cache_repl.sv cache hit timing optimization 2024-10-19 20:04:51 -07:00
VX_cache_tags.sv minor update 2024-10-19 21:39:34 -07:00
VX_cache_top.sv block ram redesign to support synthesizable write-first mode 2024-10-18 23:54:20 -07:00
VX_cache_wrap.sv block ram redesign to support synthesizable write-first mode 2024-10-18 23:54:20 -07:00