github-mirrors
Repositories
52
 Projects Packages
Filter
Sort
jellyfin
C# 0 0
The Free Software Media System
hacktoberfest csharp dotnet jellyfin
Updated 2025-04-16 05:56:42 -04:00
docker-prowlarr
Dockerfile 0 0
Docker image for Prowlarr/Prowlarr
hacktoberfest
Updated 2025-04-15 23:55:49 -04:00
docker-radarr
Dockerfile 0 0
hacktoberfest
Updated 2025-04-15 16:11:53 -04:00
pleroma
Elixir 0 0
Pleroma backend
Updated 2025-04-15 06:11:56 -04:00
vortex
C++ 0 0
Updated 2025-04-13 23:48:36 -04:00
docker-qbittorrent
Dockerfile 0 0
hacktoberfest
Updated 2025-04-13 02:53:41 -04:00
prowlarr
C# 0 0
hacktoberfest indexer nzb radarr sonarr torrent
Updated 2025-04-13 02:48:04 -04:00
piwigo
Dockerfile 0 0
hacktoberfest
Updated 2025-04-12 11:28:53 -04:00
docker-sonarr
Dockerfile 0 0
hacktoberfest
Updated 2025-04-11 19:35:03 -04:00
cve2
SystemVerilog 0 0
The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH Zurich and Ibex work from lowRISC.
Updated 2025-04-10 08:06:34 -04:00
sonarr
C# 0 0
Smart PVR for newsgroup and bittorrent users.
Updated 2025-04-07 20:02:48 -04:00
wekan
JavaScript 0 0
The Open Source kanban (built with Meteor). Keep variable/table/field names camelCase. For translations, only add Pull Request changes to wekan/i18n/en.i18n.json , other translations are done at https://app.transifex.com/wekan/ only.
javascript docker-image foss kanban meteor real-time sandstorm snapcraft wekan
Updated 2025-04-05 10:39:29 -04:00
ibex
SystemVerilog 0 0
Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
cpucore hardware risc-v rv32
Updated 2025-04-03 04:48:00 -04:00
MagicMirror
JavaScript 0 0
MagicMirror² is an open source modular smart mirror platform. With a growing list of installable modules, the MagicMirror² allows you to convert your hallway or bathroom mirror into your personal assistant.
raspberry-pi domotics javascript magicmirror mirror smarthome
Updated 2025-04-01 15:54:00 -04:00
serv
Verilog 0 0
SERV - The SErial RISC-V CPU
asic fpga risc-v verilog
Updated 2025-03-18 08:42:47 -04:00