github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-20 12:17:19 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
7280 commits 15 branches 12 tags 288 MiB
Commit graph

11 commits

Author SHA1 Message Date
André Sintzoff
f800707738
docs: update URL in CSR access DV plan (fix #2625) (#2627)
Some checks failed
bender-up-to-date / bender-up-to-date (push) Has been cancelled
Details
ci / build-riscv-tests (push) Has been cancelled
Details
ci / execute-riscv64-tests (push) Has been cancelled
Details
ci / execute-riscv32-tests (push) Has been cancelled
Details 
CSR are no more described in CV32A6_Control_Status_Registers.html
 2024-11-22 15:12:57 +01:00
Zbigniew Chamski
f974e105bf
Add a basic mechanism for interrupt acknowledge. (#2502) 2024-09-19 18:31:42 +02:00
AEzzejjari
f8e7a7d05e
AXI: DvPlan modification (#1962) 2024-05-17 22:44:16 +02:00
Jalali
5971fc755a
ISA coverage status (#2066) 2024-04-22 17:51:28 +02:00
Zbigniew Chamski
a6fc375dc6
[DVplans] Fix broken paths to VPTOOL. (#2007) 2024-04-05 18:21:39 +02:00
Jalali
f5662fb49f
ISA DVPLAN : Add bit-manipilation instructions (Zb*) (#1884) 2024-03-05 14:17:20 +01:00
André Sintzoff
97b6969f34
Trap DV plan: first version (#1623) 2023-11-13 17:23:12 +01:00
Anouar
55970d3921
Dvplan CSR embedded (#1606) 2023-11-13 10:17:44 +01:00
Jalali
39d26fb5cb
ISA DV plan (#1618) 2023-11-12 14:50:46 +01:00
sai krishna pidugu
21a2a2893e
CV32A6 CSR Access dvplan (#1470) 2023-09-27 10:34:04 +02:00
Côme Allart
736be43a73 move files to a verif directory 2023-09-07 09:50:50 +02:00