github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-06-27 08:50:54 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
cva6/config
History
Exact
khandelwaltanuj b484f5f3ee
Some checks are pending
bender-up-to-date / bender-up-to-date (push) Waiting to run
Details
ci / build-riscv-tests (push) Waiting to run
Details
ci / execute-riscv64-tests (push) Blocked by required conditions
Details
ci / execute-riscv32-tests (push) Blocked by required conditions
Details
dtlb_lu_access is done only when misalgined ex valid is 0 (#2989) 
This fixes issue #2988 and #2827

---------

Co-authored-by: JeanRochCoulon <jean-roch.coulon@thalesgroup.com>
2025-06-17 08:00:48 +02:00
..
gen_from_riscv_config dtlb_lu_access is done only when misalgined ex valid is 0 (#2989) 2025-06-17 08:00:48 +02:00
riscv-config added correct reset val (#2823) 2025-03-12 15:19:15 +01:00