mirror of https://github.com/openhwgroup/cva6.git synced 2025-04-24 06:07:19 -04:00

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Find a file

Florian Zaruba b0963f33b8 Cleanup test directory, fix index error in CSR		2017-06-05 18:47:32 +02:00
docs	[WIP] Implement return from exception	2017-06-01 16:55:15 +02:00
include	FENCE as NOP and 🐛 in flush CSR	2017-06-03 19:10:27 +02:00
riscv-tests@a5b39e05ee	Cleanup test directory, fix index error in CSR	2017-06-05 18:47:32 +02:00
src	Cleanup test directory, fix index error in CSR	2017-06-05 18:47:32 +02:00
tb	Add RISC-V tests repo	2017-06-05 17:30:15 +02:00
uvm-scaffold@d59b8d6a51	Instantiated dcache interface for store queue test	2017-05-29 19:09:14 +02:00
.gitignore	Adapt dcache arbiter testbench using new dcache if	2017-05-29 15:51:31 +02:00
.gitlab-ci.yml	Cleanup test directory, fix index error in CSR	2017-06-05 18:47:32 +02:00
.gitmodules	Cleanup test directory, fix index error in CSR	2017-06-05 18:47:32 +02:00
CHANGELOG	📝 Add CHANGELOG to gitlab, manually created	2017-04-21 11:09:30 +02:00
CONTRIBUTING.md	Fix issue #8	2017-05-05 11:06:37 +02:00
LICENSE	📝 Add license	2017-04-21 11:11:40 +02:00
Makefile	Cleanup test directory, fix index error in CSR	2017-06-05 18:47:32 +02:00
mkdocs.yml	📝 Add timing diagram for memory interface	2017-05-07 13:09:05 +02:00
README.md	Add make target to build fesvr	2017-06-04 14:09:45 +02:00

Ariane RISC-V CPU

For detailed documentation refer to the online documentation (Login: zarubaf Password: zaruba).

Getting Started

Checkout the repository and initialize all submodules

git checkout git@iis-git.ee.ethz.ch:floce/ariane.git
git submodule update --init --recursive

Build the RISC-V front-end server (fesvr) which contains utility functions to read and load ELF files.

make build-fesvr

Build Ariane by using the Makefile:

make build

Start the simulation using Modelsim:

make sim

Or start any of the unit tests by:

make dcache_arbiter