github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-27 08:50:26 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions

Increased genesys 2 clock speed to 40MHz!

Browse source
This commit is contained in:
Rose Thompson 2025-05-30 13:06:26 -07:00
parent 23c0c751da
commit 56826c9e51
2 changed files with 6 additions and 6 deletions
Download patch file Download diff file Expand all files Collapse all files

4
fpga/generator/Makefile
View file

@ -28,8 +28,8 @@ vcu108: FPGA_VCU
genesys2: export XILINX_PART := xc7k325tffg900-2
genesys2: export XILINX_BOARD := digilentinc.com:genesys2:part0:1.1
genesys2: export board := genesys2
genesys2: export SYSTEMCLOCK := 25000000
genesys2: export MAXSDCCLOCK := 12500000
genesys2: export SYSTEMCLOCK := 40000000
genesys2: export MAXSDCCLOCK := 10000000
genesys2: FPGA_GENESYS2
# variables computed from config

8
linux/devicetree/wally-genesys2.dts
View file

@ -21,8 +21,8 @@
cpus {
#address-cells = <0x01>;
#size-cells = <0x00>;
clock-frequency = <25000000>;
timebase-frequency = <25000000>;
clock-frequency = <40000000>;
timebase-frequency = <40000000>;
cpu@0 {
phandle = <0x01>;
@ -54,7 +54,7 @@
refclk: refclk {
#clock-cells = <0>;
compatible = "fixed-clock";
clock-frequency = <25000000>;
clock-frequency = <40000000>;
clock-output-names = "xtal";
};
@ -73,7 +73,7 @@
uart@10000000 {
interrupts = <0x0a>;
interrupt-parent = <0x03>;
clock-frequency = <25000000>;
clock-frequency = <40000000>;
reg = <0x00 0x10000000 0x00 0x100>;
compatible = "ns16550a";
};