Turned off RVVI by default.

This commit is contained in:
Jacob Pease 2024-08-08 13:50:11 -05:00
parent 9976f6087e
commit ed0c826d74

View file

@ -28,7 +28,7 @@
import cvw::*;
module fpgaTop #(parameter logic RVVI_SYNTH_SUPPORTED = 1)
module fpgaTop #(parameter logic RVVI_SYNTH_SUPPORTED = 0)
(input default_100mhz_clk,
(* mark_debug = "true" *) input resetn,
input south_reset,