Jordan Carlin
|
04480c01b7
|
Fix color in setup.sh script
|
2025-05-24 00:30:42 -07:00 |
|
David Harris
|
11a62233a4
|
Merge pull request #1426 from jordancarlin/gcc15
Fix compilation with GCC 15
|
2025-05-20 16:09:21 -07:00 |
|
Jordan Carlin
|
916233e789
|
Fix embench compilation with gcc 15
|
2025-05-20 15:19:36 -07:00 |
|
Jordan Carlin
|
15a0d7dde9
|
Fix zsbl compilation with GCC 15
|
2025-05-20 15:19:05 -07:00 |
|
David Harris
|
56e6749eec
|
Merge pull request #1411 from rosethompson/main
Fixes Misalgined Instruction Page Fault
|
2025-05-14 10:46:55 -07:00 |
|
David Harris
|
b7bca76be8
|
Merge pull request #1421 from jordancarlin/egrep
Replace egrep with grep -E for better compatibility
|
2025-05-14 02:36:49 -07:00 |
|
Jordan Carlin
|
0c3a60aeae
|
Replace egrep with grep -E for better compatibility
|
2025-05-14 01:31:30 -07:00 |
|
David Harris
|
be7f6be5a7
|
Merge pull request #1420 from jordancarlin/fpu_test_fix
Workaround binutils 2.44 objdump 6-byte instruction bug in fpu.S coverage test
|
2025-05-13 20:17:15 -07:00 |
|
Jordan Carlin
|
42989867de
|
Workaround binutils 2.44 objdump 6-byte instruction bug in coverage/fpu.S
|
2025-05-13 17:42:08 -07:00 |
|
Jordan Carlin
|
6bee068779
|
Makefile cleanup
|
2025-05-13 16:07:39 -07:00 |
|
David Harris
|
c06054f888
|
Merge pull request #1418 from jordancarlin/new_riscof
Fix riscv-config isa yaml for compatability with latest RISCOF for PMPs
|
2025-05-13 04:22:25 -07:00 |
|
Jordan Carlin
|
d2350c6ec1
|
Install latest version of riscv-config from git
|
2025-05-13 01:03:30 -07:00 |
|
Jordan Carlin
|
544f3b4af9
|
Fix riscv-config isa yaml for compatability with latest RISCOF for PMP
|
2025-05-13 00:55:56 -07:00 |
|
David Harris
|
24c605a9fc
|
Merge pull request #1415 from jordancarlin/sail_coverage
Functional coverage from Sail + Update Sail version
|
2025-05-11 05:30:52 -07:00 |
|
Jordan Carlin
|
cf25dcea09
|
Fix cvw-arch-verif version
|
2025-05-10 17:03:32 -07:00 |
|
Jordan Carlin
|
ee961021d6
|
Restore deleted pmp test
|
2025-05-10 17:01:35 -07:00 |
|
Jordan Carlin
|
602cc42b03
|
Enable more tests in Sail
|
2025-05-10 16:55:47 -07:00 |
|
Jordan Carlin
|
2b1569a281
|
Enable lots of rv64 wally-riscv-arch-test tests to run in Sail
|
2025-05-10 16:48:50 -07:00 |
|
Jordan Carlin
|
4f1e602c7c
|
Reenable rv64 misalign tests for real
|
2025-05-10 16:27:53 -07:00 |
|
Jordan Carlin
|
531c8752f7
|
Fix riscof configs
|
2025-05-10 16:21:57 -07:00 |
|
Jordan Carlin
|
c6de5ce0bf
|
Merge pull request #1403 from SadhviNarayanan/version2
Cache Validation integrated into regression-wally
|
2025-05-10 16:14:59 -07:00 |
|
SadhviNarayanan
|
df1a787c60
|
removed rv64gc python cache script, updated testbench.sv
|
2025-05-10 13:36:10 -07:00 |
|
Jordan Carlin
|
f549ee3df7
|
Update Sail config files
|
2025-05-10 12:27:55 -07:00 |
|
SadhviNarayanan
|
75dcf6801c
|
revert cvw-arch-verif submodule push
|
2025-05-10 10:24:17 -07:00 |
|
SadhviNarayanan
|
3b058ed4bf
|
minor code changes and optimizations
|
2025-05-10 10:21:47 -07:00 |
|
Jordan Carlin
|
5ced604974
|
Bump cvw-arch-verif version
|
2025-05-09 17:41:14 -07:00 |
|
Jordan Carlin
|
c234aebefb
|
Fix coverage collection
|
2025-05-09 17:40:57 -07:00 |
|
Jordan Carlin
|
922c0d7171
|
Misaligned tests still mismatch with Sail
|
2025-05-09 17:08:40 -07:00 |
|
Jordan Carlin
|
012272b9c4
|
Only run coverage for cvw-riscv-arch-test tests
|
2025-05-09 17:03:09 -07:00 |
|
Jordan Carlin
|
71d52bc6dc
|
Update to new version of Sail
|
2025-05-09 16:12:29 -07:00 |
|
Jordan Carlin
|
3b0f763674
|
Update to work with new version of Sail
|
2025-05-09 15:43:31 -07:00 |
|
Jordan Carlin
|
af7c219e37
|
Don't build rv32e
|
2025-05-09 14:55:18 -07:00 |
|
Jordan Carlin
|
d2ea9a58da
|
Generate coverage report for riscof makefile
|
2025-05-09 14:47:23 -07:00 |
|
Jordan Carlin
|
b234f94572
|
riscof coverage working
|
2025-05-09 14:47:00 -07:00 |
|
Jordan Carlin
|
25041f4ebb
|
Add symlinks to coverage.svh files
|
2025-05-09 14:46:48 -07:00 |
|
SadhviNarayanan
|
d66daf8ded
|
cleaned up code for cache + coremark + embench performance validation
|
2025-05-09 13:49:30 -07:00 |
|
Jordan Carlin
|
1f87d87a81
|
Generate UCDB with riscof plugin
|
2025-05-09 13:17:55 -07:00 |
|
Jordan Carlin
|
638919d094
|
Generate trace from Sail log
|
2025-05-09 11:27:18 -07:00 |
|
SadhviNarayanan
|
a5d7b3ef01
|
Merge remote-tracking branch 'upstream/main' into version2
|
2025-05-09 10:06:23 -07:00 |
|
SadhviNarayanan
|
683e97c7f4
|
cache, concurrency issues hopefully fixed
|
2025-05-09 01:59:11 -07:00 |
|
David Harris
|
db1533c6e8
|
Merge pull request #1414 from coreyqh/ccov
HPTWFaultM in L2_ADR state ccov hole covered
|
2025-05-08 19:08:07 -07:00 |
|
David Harris
|
51d40bc6d8
|
Merge pull request #1413 from jordancarlin/embench_cleanup
Slight cleanup of regression embench setup
|
2025-05-08 19:07:08 -07:00 |
|
Corey Hickson
|
4a03114b60
|
InvalidRead coverage hole filled
|
2025-05-08 18:26:32 -07:00 |
|
Corey Hickson
|
00bd474b04
|
HPTWFaultM in L2_ADR state ccov hole covered
|
2025-05-08 17:31:14 -07:00 |
|
Jordan Carlin
|
5e12461c1d
|
Slight cleanup of regression embench setup
|
2025-05-08 17:10:47 -07:00 |
|
Jordan Carlin
|
7063390e19
|
Merge pull request #1412 from rosethompson/fix-regression2
Fixes the Program fetched illegal instruction 0x00000000 from address 0x00000000
|
2025-05-08 15:39:49 -07:00 |
|
Rose Thompson
|
60360c234a
|
Merge branch 'openhwgroup:main' into fix-regression2
|
2025-05-08 17:35:43 -05:00 |
|
Rose Thompson
|
0ca7d24c98
|
Fixes regression.
|
2025-05-08 17:34:06 -05:00 |
|
David Harris
|
56ccd39829
|
Merge pull request #1410 from jordancarlin/cvw-arch-verif-riscv-arch-test
Flow for running cvw-arch-verif through riscv-arch-test
|
2025-05-08 14:18:53 -07:00 |
|
David Harris
|
354402451a
|
Merge pull request #1407 from jordancarlin/dev
Update nightly to delete cvw directories after 1 week instead of 1 day
|
2025-05-08 13:43:13 -07:00 |
|