docs/datasheet
|
Add a basic datasheet for RI5CY
|
2015-09-09 18:35:07 +02:00 |
include
|
Remove movhi ALU opcode, it is of no use for RI5CY
|
2015-09-14 15:53:17 +02:00 |
.gitignore
|
Added vim swap file
|
2015-07-24 15:26:32 +02:00 |
alu.sv
|
Run through linter and do some cleanup
|
2015-09-15 13:08:26 +02:00 |
compressed_decoder.sv
|
Various debug related improvements
|
2015-09-15 09:46:04 +02:00 |
controller.sv
|
Run through linter and do some cleanup
|
2015-09-15 13:08:26 +02:00 |
cs_registers.sv
|
Cherry pick 1
|
2015-09-17 13:51:54 +02:00 |
debug_unit.sv
|
Rework pipeline flushes and exceptions
|
2015-08-31 10:02:55 +02:00 |
decoder.sv
|
Separated decoder and controller and cleanup
|
2015-09-15 12:52:15 +02:00 |
ex_stage.sv
|
More cleanup, remove unused signal
|
2015-09-05 16:33:51 +02:00 |
exc_controller.sv
|
Exception controller update
|
2015-09-17 13:52:11 +02:00 |
hwloop_controller.sv
|
Finish hwloops addition
|
2015-09-07 03:40:28 +02:00 |
hwloop_regs.sv
|
Cleanup unneeded signals and dead code
|
2015-09-02 18:07:44 +02:00 |
id_stage.sv
|
Run through linter and do some cleanup
|
2015-09-15 13:08:26 +02:00 |
if_stage.sv
|
Oops... is_compressed can of course no longer be generated in id stage
|
2015-09-11 17:42:15 +02:00 |
load_store_unit.sv
|
Change LSU to use correct protocol
|
2015-09-10 13:12:19 +02:00 |
mult.sv
|
Run through linter and do some cleanup
|
2015-09-15 13:08:26 +02:00 |
prefetch_buffer.sv
|
Rename instr_core_intf to prefetch_buffer, add if_busy signal again
|
2015-09-10 13:12:19 +02:00 |
register_file.sv
|
Fix linting errors/warnings and remove dead signals
|
2015-08-28 17:15:55 +02:00 |
riscv_core.sv
|
Separated decoder and controller and cleanup
|
2015-09-15 12:52:15 +02:00 |