github-mirrors/neorv32
1
0
Fork 0
mirror of https://github.com/stnolting/neorv32.git synced 2025-04-23 05:37:34 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 2
6031 commits 5 branches 76 tags 278 MiB
Commit graph

608 commits

Author SHA1 Message Date
stnolting
a076d7993e [processor_check] check for available PMP modes 2024-02-16 06:07:16 +01:00
stnolting
4132e0e6a1 [sw] add DME fence configuration bit 2024-02-15 19:00:46 +01:00
stnolting
6cbf165754 [float_test] adjust sign-injection models 
sign-injection logic use floating point inputs as-is (no flushing)
 2024-02-11 15:36:56 +01:00
stnolting
36ae41d5b3 [sw] float_test: fix rounding 
use round to nearby integral
 2024-02-11 15:25:57 +01:00
stnolting
ab939955ee [sw/example] update XIP demo program 2024-02-09 09:30:22 +01:00
stnolting
8c2a5ed0ec [processor_check] update run script 
add additional ISA extensions - except C
 2024-01-28 20:38:16 +01:00
stnolting
e2c37c1564 [processor_check] add illegal RVC test cases 2024-01-23 23:07:43 +01:00
stnolting
4f686906ff [sw/example] CFU: typo fix 2024-01-13 14:06:06 +01:00
stnolting
3871dc8dc6 [sw] update example programs 2024-01-06 17:28:41 +01:00
stnolting
7ff9618be7 [coremark] add code guards for CPU counters/HPMs 
fixing #757
 2023-12-23 11:11:22 +01:00
stnolting
2ddac9853f [sw] remove after-main handler 2023-12-12 22:18:12 +01:00
stnolting
162225b5d0 [sw/example] remove obsolete neorv32_rte_check_isa function 2023-12-04 17:40:16 +01:00
stnolting
c73ebe9ab8 [sw] remove redundant hardware_info program 2023-12-04 17:14:32 +01:00
stnolting
741805ec53 [sim,sw] add trigger module test case 2023-11-30 17:30:19 +01:00
stnolting
59c3c2cf9e [sw/examples] remove machine-mode trigger module demo 
might be re-added in the future
 2023-11-30 17:15:18 +01:00
stnolting
14500266ac [processor_check] minor cleanups 2023-11-21 21:46:07 +01:00
stnolting
8b231cf228 [!] disable C ext. for processor check 
to check for correct handling of misaligned instruction exception; C extension is still tested/verified in neorv32-riscof
 2023-11-21 21:15:19 +01:00
stnolting
9e1b3140c8 [processor_check] check that an unaligned JALR destination does not alter the link register 2023-11-21 19:05:05 +01:00
stnolting
5196e8aa45 [sw] add esception tests to FPU test program 
⚠️ work-in-progress
 2023-11-20 20:28:47 +01:00
stnolting
4222dd7a00 [sw] update XIP demo program 2023-11-18 18:39:17 +01:00
stnolting
6e0197ea21 [sw] trng demo: minor edits 2023-11-05 18:09:01 +01:00
stnolting
302284cb32 [sw] update TRNG demo program 2023-11-04 16:51:44 +01:00
stnolting
bb8ad6ceb5 [processor_check] minor edit 
give illegal branch instruction a larger branch offset
 2023-10-31 17:11:18 +01:00
stnolting
0b853bf23a ⚠️ [sw] remove dhrystone benchmark 
it is just outdated..
 2023-10-28 22:32:59 +02:00
stnolting
11987e7d60 [sw] cleanup benchmakrs 
dhrystone & coremark
 2023-10-28 22:01:51 +02:00
stnolting
d333520030 [sw] remove FreeRTOS demos 2023-10-28 14:51:58 +02:00
stnolting
4d4bb69715 [sw] 🐛 fix heap size override via console 2023-10-26 21:48:40 +02:00
stnolting
ef08d985fc [sw] fix FreeRTOS MTIME address #712 2023-10-24 17:39:59 +02:00
stnolting
63219c9119 [sw] update processor check program 2023-10-18 21:50:54 +02:00
stnolting
2760203f38 [processor_check] minor fix 
backup syscall's return value (a0 register) before it is overriden again
 2023-10-16 19:00:01 +02:00
stnolting
86e0d420ad [freeRTOS] use default MARCH/MABI 2023-10-13 17:22:55 +02:00
stnolting
7ed8eb8e1e update software framework to gcc-13.2.0 2023-10-13 17:11:49 +02:00
stnolting
c15a3601e0 [processor_check] add RTE context test 2023-10-13 13:05:12 +02:00
stnolting
6d5e80ffbc [sw] update DMA test programs 2023-10-07 10:23:28 +02:00
emb4fun
ceb521f003
[SW] Illegal instruction removed 2023-10-06 20:07:39 +02:00
NikLeberg
dd5ec55667 [processor_check] add test for vectored mtvec 2023-09-24 11:29:11 +02:00
stnolting
e0eeb20a16 [sw] update WDT programs 2023-09-22 22:12:06 +02:00
stnolting
548213a88b [sw] update WDT demo program 2023-09-21 21:47:03 +02:00
stnolting
a485cb70aa [processor_check] refine illegal instr. test 2023-09-16 17:29:07 +02:00
stnolting
cb3d9c5c94 [sw] update CFU CSRs 2023-09-15 20:36:45 +02:00
stnolting
533b9a5a6f [CFU SW example] comment fixes 2023-09-08 21:04:12 +02:00
stnolting
a5f69c1e6a [sw] update CFU example program 
add CFU-CSR examples
 2023-09-02 20:01:05 +02:00
stnolting
6cce55210c [processor_check] add Smcntrpmf test case 2023-08-23 21:45:51 +02:00
stnolting
593cc426f0 [processor_check] minor edits 2023-08-19 17:30:54 +02:00
stnolting
747e16e5e7 [sw/example] minor fixes and optimizations 
now using MTINST
 2023-08-19 11:16:09 +02:00
stnolting
c27895ab8b [sw] update processor_check program 2023-08-18 20:19:51 +02:00
stnolting
88ab4e26ad [sw] add example program to showcase emulation of unaligned memory accesses 2023-08-18 14:43:28 +02:00
stnolting
18d29f254f [sw] processor_check: refine illegal CSR check 2023-08-15 22:11:13 +02:00
stnolting
2dddda976e [sw] adjust processor_check 
mcounteren test
 2023-08-13 20:16:53 +02:00
stnolting
7fcc7bf4c7 [sw] remove Zicond ISA extension 2023-08-12 21:34:43 +02:00