| .. |
|
mem
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_application_image.vhd
|
[rtl] update memory images
|
2023-12-15 13:45:18 +01:00 |
|
neorv32_boot_rom.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_bootloader_image.vhd
|
update bootloader
|
2024-02-11 10:24:43 +01:00 |
|
neorv32_cfs.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_clockgate.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu.vhd
|
Merge branch 'main' into mmu_dev
|
2024-02-16 09:31:25 +01:00 |
|
neorv32_cpu_alu.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu_control.vhd
|
[cpu] bus fence comment edit
|
2024-02-11 11:26:16 +01:00 |
|
neorv32_cpu_cp_bitmanip.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu_cp_cfu.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu_cp_cond.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu_cp_fpu.vhd
|
[fpu] remove trailing spaces
|
2024-02-11 15:00:01 +01:00 |
|
neorv32_cpu_cp_muldiv.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu_cp_shifter.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_cpu_decompressor.vhd
|
🐛 fix another C-ISA loophole
|
2024-02-14 21:48:55 +01:00 |
|
neorv32_cpu_lsu.vhd
|
[cpu] bus fence comment edit
|
2024-02-11 11:26:16 +01:00 |
|
neorv32_cpu_mmu.vhd
|
[mmu] re-add MMU entry read-back logc
|
2024-02-06 20:32:56 +01:00 |
|
neorv32_cpu_pmp.vhd
|
[pmp] constrain ADDR read-back for available modes
|
2024-02-16 06:45:30 +01:00 |
|
neorv32_cpu_regfile.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_crc.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_dcache.vhd
|
🐛 fix fence signal pass-through in caches
|
2024-02-10 07:06:02 +01:00 |
|
neorv32_debug_dm.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_debug_dtm.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_dma.vhd
|
[rtl] add DMA fence operation
|
2024-02-15 19:00:26 +01:00 |
|
neorv32_dmem.entity.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_fifo.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_gpio.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_gptmr.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_icache.vhd
|
🐛 fix fence signal pass-through in caches
|
2024-02-10 07:06:02 +01:00 |
|
neorv32_imem.entity.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_intercon.vhd
|
[intercon] add fence signal to bus switch
|
2024-02-09 17:08:29 +01:00 |
|
neorv32_mtime.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_neoled.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_onewire.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_package.vhd
|
[top] allow disabling certain PMP modes
|
2024-02-16 06:24:58 +01:00 |
|
neorv32_pwm.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_sdi.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_slink.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_spi.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_sysinfo.vhd
|
[top] update/add XIP generics
|
2024-02-09 11:50:39 +01:00 |
|
neorv32_top.vhd
|
[top] allow disabling certain PMP modes
|
2024-02-16 06:24:58 +01:00 |
|
neorv32_trng.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_twi.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_uart.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_wdt.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_wishbone.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
|
neorv32_xip.vhd
|
🐛 fix fence signal pass-through in caches
|
2024-02-10 07:06:02 +01:00 |
|
neorv32_xirq.vhd
|
cleanup VHDL license headers
|
2024-01-28 20:36:18 +01:00 |
