neorv32/docs
stnolting 08180a4179
Some checks failed
Documentation / SW Framework (push) Has been cancelled
Documentation / Datasheet (push) Has been cancelled
Processor / processor simulation (push) Has been cancelled
Documentation / Deploy to Releases and Pages (push) Has been cancelled
🚀 preparing release v1.10.9
2025-01-08 17:25:32 +01:00
..
datasheet [docs] remove per-module FPGA results 2025-01-07 23:15:04 +01:00
figures [docs] add inter-core communication 2025-01-04 22:06:52 +01:00
references [docs] add RISC-V aclint spec 2024-12-28 13:09:49 +01:00
sources Merge branch 'main' into amo 2025-01-03 21:41:44 +01:00
userguide [docs] replace MTIME by CLINT 2024-12-26 22:49:47 +01:00
attrs.adoc 🚀 preparing release v1.10.9 2025-01-08 17:25:32 +01:00
Doxyfile [docs] upgrade Doxygen script 2024-06-30 08:23:06 +02:00
doxygen_main.md [docs] add simple Doxygen front page 2024-06-30 08:23:27 +02:00
legal.adoc Update legal.adoc 2024-12-31 15:16:33 +01:00
Makefile [docs] Fix missing " in makefile 2024-12-10 16:12:35 +01:00
neorv32-theme.yml [docs] minor typo and layout fix 2022-06-13 17:24:32 +02:00
README.md cleanup READMEs 2024-07-20 13:54:16 +02:00

Project Documentation

> datasheet

AsciiDoc sources for the NEORV32 data sheet. The online version of the data sheet is available at https://stnolting.github.io/neorv32.

> figures

Figures and images used by the data sheet, user guide and the webpage(s). The according license(s) are listed in license.md.

> references

Reference material like RISC-V and Wishbone specifications.

> sources

Various sources for the images in figures/.

> userguide

AsciiDoc sources for the NEORV32 user guide. The online version of the user guide is available at https://stnolting.github.io/neorv32/ug.