github-mirrors/serv
1
0
Fork 0
mirror of https://github.com/olofk/serv.git synced 2025-04-21 20:37:06 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
375 commits 8 branches 8 tags 17 MiB
Commit graph

22 commits

Author SHA1 Message Date
Olof Kindgren
9be55f5cad Set align parameter to the value of compressed by default 2022-12-25 21:34:48 +01:00
Olof Kindgren
73508bc5de Expose with_csr in servant 2022-07-26 00:28:53 +02:00
Abd
2655861447 Compressed Extension for SERV 2022-06-01 13:38:24 +02:00
Zeeshan Rafique
6e802cb9bc M-extension support for SERV 
* modified serv(ant) for MDU
* added dependency for mdu
* M-extension for SERV
* Updated README for running RV32IM compliance tests
* waive some lint warnings related to mdu
* added mdu param for arty_a7_35t
 2021-08-20 23:45:19 +02:00
Olof Kindgren
90ce4ff1af Syntax and reset fixes for ModelSim 2020-11-10 15:16:19 +01:00
Olof Kindgren
c1b8471678 Add reset_strategy parameter 
The reset_strategy parameter controls how much reset to apply to
SERV. It can be set to MINI for the default behaviour, or NONE to
only apply reset where absolutely needed and rely on POR to clear
FFs
 2020-11-10 15:16:19 +01:00
Olof Kindgren
c9a3c883f1 Refactor testbench 
Introduce an intermediate common simulation toplevel for verilator
and other sims
 2020-03-03 09:15:50 +01:00
Olof Kindgren
3468958f1e Whitespace fixes 2020-03-02 21:20:51 +01:00
Olof Kindgren
e2147776f2 servant: Rename some wires 2020-03-02 16:29:01 +01:00
Olof Kindgren
b48b02b8df Add parameter to disable CSR/interrupts 
Also disables timer in servant if CSR/interrupts are disabled
 2020-03-02 16:17:26 +01:00
Olof Kindgren
36746d3890 Remove unused signals 2020-02-17 23:01:49 +01:00
Olof Kindgren
8b82c85fb6 Create toplevel without RF 2019-11-20 18:26:04 +01:00
Olof Kindgren
40000cbeb9 Fix IRQ 
This contains a lot of fixes as IRQ support was broken on both
RTL and zephyr side

* Interrupts are now synced to instruction lifetimes
* Interrupts are disabled on traps and mie is pushed to mpie
* Zephyr applications regenerated from rewritten Zephyr port
* Timer is 32-bit to avoid wrapping around too often
* MEPC was not read properly from CSR storage
 2019-11-19 11:06:50 +01:00
Olof Kindgren
603c168d9b Allow readback of GPIO signal 2019-11-19 10:46:30 +01:00
Olof Kindgren
ab39209773 Move servant arbiter below dbus mux 2019-10-29 21:53:13 +01:00
Olof Kindgren
72e34ce795 Simplify servant_arbiter 2019-10-29 21:53:13 +01:00
Olof Kindgren
4f32975989 Consistent naming of servant components 2019-10-29 21:53:13 +01:00
Olof Kindgren
9b5401811e servant: Only ignore memfile for verilator 2019-10-29 21:53:13 +01:00
Fabien Marteau
b9a9e99e2b Suppressing some verilator lint warnings 2019-10-22 10:53:23 +02:00
Olof Kindgren
65eb89323a Replace wb_ram with servant_ram 2019-08-25 22:51:50 +02:00
Olof Kindgren
71a1abe602 Add missing RVFI port 2019-07-23 13:03:12 +02:00
Olof Kindgren
cf7e516526 Refactor to separate serv and servant 2019-06-24 13:18:34 +02:00
Renamed from bench/serv_wrapper.v (Browse further)