lcbcfoo
|
dc4d738bed
|
Fix for target register mismatched len
|
2018-10-07 16:31:54 -03:00 |
|
lcbcfoo
|
055cbce380
|
Updated to new environment. Fix with half words
|
2018-07-24 00:07:08 -03:00 |
|
lcbcFoo
|
5e5366e677
|
Added 4 wcet benchmark programs
|
2018-04-13 16:42:10 -03:00 |
|
lcbcFoo
|
d04f4233af
|
Mini printf implemented and tested
|
2018-03-25 21:45:42 -03:00 |
|
lcbcFoo
|
41bae90ea3
|
Cleaned code, added explanations and headers
|
2018-03-11 00:31:57 -03:00 |
|
lcbcFoo
|
ff2eae4ea1
|
Implemented basic code for posix: open, close, sbrk, write, read, lseek, exit
|
2018-02-27 15:21:44 -03:00 |
|
lcbcFoo
|
d0f8961346
|
Able to read and write special registers by CSR instructions
|
2018-01-30 11:49:05 -02:00 |
|
lcbcFoo
|
1b8a35623f
|
Special registers implemented, started implementing CRS instructions
|
2018-01-25 16:35:02 -02:00 |
|
lcbcFoo
|
476f27ce51
|
Started implementing special registers
|
2018-01-22 18:18:51 -02:00 |
|
lcbcFoo
|
22c4c901b8
|
Added simple boot code and crt0
|
2018-01-18 14:48:40 -02:00 |
|
lcbcFoo
|
32b0ee2237
|
Fix branches
|
2018-01-08 12:49:35 -02:00 |
|
lcbcFoo
|
09614d73b0
|
Changing branch second cycle
|
2018-01-08 12:49:35 -02:00 |
|
lcbcFoo
|
4e21d794a3
|
Code cleaning
|
2017-11-02 00:06:41 -02:00 |
|
lcbcFoo
|
4380257d84
|
Cleaning some unused signals from original ISA
|
2017-11-01 21:01:57 -02:00 |
|
lcbcFoo
|
34bad13737
|
Started implementing interruptions
|
2017-10-29 17:24:36 -02:00 |
|
lcbcFoo
|
f8a67fe1f2
|
Started projecting interruptions
|
2017-10-26 22:42:42 -02:00 |
|
lcbcFoo
|
b2c6f4278e
|
Switched to little-endian - basic version
|
2017-10-24 20:40:25 -02:00 |
|
lcbcFoo
|
d7d6d4c1bb
|
Fixed scripts for synthesis
|
2017-10-24 19:22:01 -02:00 |
|
lcbcFoo
|
9fd1987978
|
RV32I implemented
|
2017-10-24 18:10:53 -02:00 |
|
lcbcFoo
|
58f4f55765
|
Added a few logical and arith RISCV instructions
|
2017-09-13 21:06:22 -03:00 |
|
lcbcFoo
|
39dd8da4f8
|
First Commit: Cloned grlib-gpl-2017.2-b4194
|
2017-09-04 11:11:45 -03:00 |
|