mirror of
https://github.com/openhwgroup/cva6.git
synced 2025-04-22 13:17:41 -04:00
.. | ||
bootrom | ||
tb_components | ||
custom_uvm_macros.svh | ||
cva6_tb_verilator.cpp | ||
Flist.cva6_tb | ||
Makefile | ||
README.md | ||
uvma_core_cntrl_pkg.sv | ||
uvma_cva6pkg_utils.sv | ||
uvma_cva6pkg_utils_pkg.sv | ||
uvma_rvfi_pkg.sv | ||
uvmc_rvfi_reference_model_pkg.sv | ||
uvmc_rvfi_scoreboard_pkg.sv |
Experimental Stand-alone testbench for the CVA6
This do-nothing TB supports experiments with the CVA6 to develop a standalone testbenech for the CVA6.
It uses a "core-only" manifest file Flist.cva6
.
Current status:
Compiles and runs without errors for a few thousand clock cycles under either Verilator, Metrics DSIM or Cadence Xcelium (xrun).
Give it a try:
$ make help