|
docs/datasheet
|
Add a basic datasheet for RI5CY
|
2015-09-09 18:35:07 +02:00 |
|
include
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
.gitignore
|
Added vim swap file
|
2015-07-24 15:26:32 +02:00 |
|
alu.sv
|
Remove some spaces
|
2015-10-30 13:50:16 +01:00 |
|
compressed_decoder.sv
|
Update compressed decoder to RVC 1.9
|
2015-10-27 12:39:59 +01:00 |
|
controller.sv
|
Remove obsolete save_pc_if signal to cs registers
|
2015-12-07 15:41:22 +01:00 |
|
cs_registers.sv
|
Fix write enable on cs registesr in hwlp
|
2015-12-07 16:52:22 +01:00 |
|
debug_unit.sv
|
This should fix most of the debug features
|
2015-11-19 14:17:07 +01:00 |
|
decoder.sv
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
ex_stage.sv
|
Make sure branches are only done once
|
2015-11-23 16:51:06 +01:00 |
|
exc_controller.sv
|
This should fix most of the debug features
|
2015-11-19 14:17:07 +01:00 |
|
hwloop_controller.sv
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
hwloop_regs.sv
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
id_stage.sv
|
Map hardware loop registers to CSR, so they can be saved/restored for
|
2015-12-07 16:36:23 +01:00 |
|
if_stage.sv
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
load_store_unit.sv
|
Add error signals to LSU
|
2015-10-19 19:43:58 +02:00 |
|
mult.sv
|
Merge branch 'remove_vect'
|
2015-10-18 19:57:42 +02:00 |
|
prefetch_buffer.sv
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
prefetch_L0_buffer.sv
|
Fix hardware loops, reimplement prefetch buffer for pulp
|
2015-12-07 15:28:06 +01:00 |
|
register_file.sv
|
Make register file conform to normal naming convention
|
2015-11-27 18:12:19 +01:00 |
|
riscv_core.sv
|
Map hardware loop registers to CSR, so they can be saved/restored for
|
2015-12-07 16:36:23 +01:00 |
