Commit graph

298 commits

Author SHA1 Message Date
tinebp
22398c991d ramulator memory addressing bug fix + platform memory refactoring
Some checks are pending
CI / setup (push) Waiting to run
CI / build (32) (push) Blocked by required conditions
CI / build (64) (push) Blocked by required conditions
CI / tests (cache, 32) (push) Blocked by required conditions
CI / tests (cache, 64) (push) Blocked by required conditions
CI / tests (config1, 32) (push) Blocked by required conditions
CI / tests (config1, 64) (push) Blocked by required conditions
CI / tests (config2, 32) (push) Blocked by required conditions
CI / tests (config2, 64) (push) Blocked by required conditions
CI / tests (debug, 32) (push) Blocked by required conditions
CI / tests (debug, 64) (push) Blocked by required conditions
CI / tests (opencl, 32) (push) Blocked by required conditions
CI / tests (opencl, 64) (push) Blocked by required conditions
CI / tests (regression, 32) (push) Blocked by required conditions
CI / tests (regression, 64) (push) Blocked by required conditions
CI / tests (scope, 32) (push) Blocked by required conditions
CI / tests (scope, 64) (push) Blocked by required conditions
CI / tests (stress, 32) (push) Blocked by required conditions
CI / tests (stress, 64) (push) Blocked by required conditions
CI / tests (synthesis, 32) (push) Blocked by required conditions
CI / tests (synthesis, 64) (push) Blocked by required conditions
CI / tests (vector, 32) (push) Blocked by required conditions
CI / tests (vector, 64) (push) Blocked by required conditions
CI / tests (vm, 32) (push) Blocked by required conditions
CI / tests (vm, 64) (push) Blocked by required conditions
CI / complete (push) Blocked by required conditions
2025-01-26 06:28:51 -08:00
tinebp
87297e0eca bug fixes 2025-01-14 02:21:17 -08:00
tinebp
53900bee4f bug fixes 2024-12-26 10:01:36 -08:00
tinebp
704f525fd6 memory mem_coalescer miss perf counter
RTL perf counters refactoring
2024-12-26 08:00:36 -08:00
tinebp
3b454efd56 fixes to SimX's multiports memory support 2024-12-02 17:51:42 -08:00
jaewon-lee-github
bbc02cc013 merged with master 2024-10-03 13:44:39 -04:00
Jaewon Lee
4a606061d2
Merge branch 'develop' into tensor-core 2024-09-30 16:48:47 -04:00
Blaise Tine
5c694a997c update scope tap testing 2024-09-29 00:09:25 -07:00
Blaise Tine
b8475c65dc adjusting platform caps 2024-09-28 21:25:55 -07:00
Blaise Tine
4f11278d2c scope_tap bug fixes and improvements 2024-09-25 10:28:19 -07:00
Blaise Tine
0e3206747a scope_tap bug fix 2024-09-24 21:46:26 -07:00
Blaise Tine
ce4f90e843 scope analyzer updates 2024-09-24 01:20:26 -07:00
Blaise Tine
818522f7e4 CI scripts update 2024-09-23 05:57:08 -07:00
Blaise Tine
a80be895ba fixed compiler errors 2024-09-23 03:05:46 -07:00
Blaise Tine
b146fab290 xrt kernel registers update 2024-09-22 22:46:55 -07:00
Blaise Tine
b8199decf4 opaesim and xrtsim multi-bank memory support 2024-09-22 03:54:40 -07:00
Blaise Tine
00feb8b424 scope analyzer bug fixes 2024-09-21 08:39:20 -07:00
jaewon-lee-github
4383631543 Add BARE mode test and print out VM info 2024-09-20 09:58:50 -04:00
jaewon-lee-github
e5f2442353 Update Virtual Memory testing 2024-09-20 08:58:11 -04:00
Blaise Tine
63cce35c1a scope taps annotation 2024-09-19 23:33:23 -07:00
Blaise Tine
d2db612bb4 adding scope support to xrtsim 2024-09-19 22:33:28 -07:00
Blaise Tine
a37309c6b0 xrtsim implementation 2024-09-19 04:24:20 -07:00
Blaise Tine
8908f3e006 minor update 2024-09-17 10:05:17 -07:00
Jaewon Lee
e91eb4aed4 merge from master branch 2024-09-12 10:32:02 -04:00
Blaise Tine
2041a4ad4a xrt.ini update 2024-09-07 01:43:30 -07:00
Blaise Tine
039e5e2ffc minor update 2024-09-04 03:52:55 -07:00
Blaise Tine
c4df7221c6 Merge branch 'master' of https://github.com/vortexgpgpu/vortex into develop 2024-09-02 04:13:35 -07:00
Blaise Tine
32636fac70 minor update 2024-09-01 10:15:02 -07:00
Blaise Tine
2ca3439109 xrt runtime update 2024-08-25 15:52:27 -07:00
Hanran Wu
ea9560b33b merge 2024-08-23 17:44:24 -04:00
Blaise Tine
9fc9b43307 OPAE runtime bug fix 2024-08-17 02:18:04 -07:00
sij814
7a61b67170 added CAPS 2024-08-16 15:47:03 -07:00
sij814
ea34239b43 changes made for initial feedback 2024-08-13 16:52:27 -07:00
sij814
de81baaabf hbm for vortex 2.2 2024-08-12 02:52:47 -07:00
Blaise Tine
e663db9b5a Merge branch 'develop' 2024-08-04 14:17:08 -07:00
Blaise Tine
fc0392e5e3 fixed typo 2024-08-03 00:54:17 -07:00
Jacob Levinson
3b81a32b12 Fix invalid use of incomplete type error by including <array> 2024-08-02 18:25:56 -07:00
Blaise Tine
29c5a28273 minor update 2024-08-02 00:36:10 -07:00
Hanran Wu
e7660b6ffe Merge branch 'vortex_vm' of https://github.com/mranduril/vortex into vortex_vm
add changes from pull request reviews
2024-07-29 14:35:20 -04:00
Hanran Wu
de66a1b861 save work before pull 2024-07-29 14:35:11 -04:00
Blaise Tine
a5bde3693f minor update 2024-07-27 13:41:44 -07:00
Blaise Tine
ed0171bcc7 updated documentation for both altera and xilinx FPGA setup 2024-07-25 13:17:09 -07:00
Blaise Tine
20ce870b1b minor updates to opae runtime 2024-07-25 12:38:17 -07:00
Jaewon Lee
90b4a16c9b
Apply suggestions from code review
Co-authored-by: Martin Troiber <34752929+troibe@users.noreply.github.com>
2024-07-20 11:20:27 -04:00
Jaewon Lee
c3e657f201
Update runtime/simx/vortex.cpp
Co-authored-by: Martin Troiber <34752929+troibe@users.noreply.github.com>
2024-07-20 10:39:40 -04:00
Jaewon Lee
0f8e5505d3
Update runtime/simx/vortex.cpp
Co-authored-by: Martin Troiber <34752929+troibe@users.noreply.github.com>
2024-07-20 10:36:58 -04:00
Jaewon Lee
a23fb26a8b
Update runtime/simx/vortex.cpp
Co-authored-by: Martin Troiber <34752929+troibe@users.noreply.github.com>
2024-07-20 10:34:24 -04:00
Jaewon Lee
a4ee8dfa7f
Update runtime/simx/vortex.cpp
Co-authored-by: Martin Troiber <34752929+troibe@users.noreply.github.com>
2024-07-20 10:25:33 -04:00
Blaise Tine
6a03882bd2 minor updates 2024-07-16 10:52:07 -07:00
Blaise Tine
578c3d33d2 cumulative fixes 2024-07-15 10:13:57 -07:00