slgth
ab2283c075
doc: keep documentation in sync with the code ( #2558 )
...
bender-up-to-date / bender-up-to-date (push) Has been cancelled
ci / build-riscv-tests (push) Has been cancelled
ci / execute-riscv64-tests (push) Has been cancelled
ci / execute-riscv32-tests (push) Has been cancelled
Both the ISA and design documentations use some parameters generated from the RTL (ports, parameters).
As of now, they are committed to the repository and can be out of sync with the code.
This PR removes them from the repository and freshly generates them from the code when building HTML files.
This PR also removes prebuilt HTML files (design & ISA docs) and generates them when building the top-level Read the Docs documentation (make -C docs).
2024-10-25 12:27:09 +02:00
slgth
e9648eaf8c
Design documentation: AsciiDoc conversion ( #2399 )
2024-07-25 17:18:27 +02:00
Côme
0cbd894a7a
update port and config docs ( #2363 )
2024-07-12 17:00:36 +02:00
slgth
b1850a8cb7
docs: fix spec_builder.py ( #2249 )
2024-06-12 20:07:22 +02:00
Côme
f886713754
User config generator becomes a Python tool to work with configs ( #2003 )
2024-04-04 15:56:29 +02:00
JeanRochCoulon
64273ca4af
update Design Doc after bumping H extension ( #1968 )
2024-03-28 09:32:59 +01:00
JeanRochCoulon
57f062bd85
Add Caches submodule description in Design Doc ( #1923 )
2024-03-12 17:40:05 +01:00
JeanRochCoulon
301f18a5f4
Improve FRONTEND description ( #1914 )
2024-03-11 12:52:35 +01:00
JeanRochCoulon
f332688fc0
Complete Design Document ( #1865 )
2024-02-23 23:09:11 +01:00
JeanRochCoulon
b4c287a18e
Design Document, add ID_STAGE description ( #1832 )
2024-02-16 16:17:46 +01:00
JeanRochCoulon
3f8649ec7e
Table builder for specification ( #1814 )
2024-02-08 10:54:47 +01:00
JeanRochCoulon
9d0c700f42
port_builder generates the table of ports ( #1805 )
2024-02-06 12:06:13 +01:00
