The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Find a file
2017-04-25 13:00:09 +02:00
docs Add PTW stub, clear interface definition missing 2017-04-24 11:18:16 +02:00
include Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
tb Add FIFO test incl. CI 2017-04-24 15:35:19 +02:00
util Preliminary instantiation to get run synthesis 2017-04-13 15:28:09 +02:00
.gitignore Doc: Reorganized documentation, generating pages 2017-04-08 12:31:59 +02:00
.gitlab-ci.yml Add FIFO test incl. CI 2017-04-24 15:35:19 +02:00
alu.sv Fixes issue #1 2017-04-19 11:58:23 +02:00
ariane.sv Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
bht.sv Added stubs for missing modules 2017-04-15 18:22:29 +02:00
CHANGELOG 📝 Add CHANGELOG to gitlab, manually created 2017-04-21 11:09:30 +02:00
commit_stage.sv First test with back to back ALU instructions 2017-04-17 17:50:41 +02:00
compressed_decoder.sv 🎨 Set correct permissions on src files 2017-04-22 12:29:17 +02:00
CONTRIBUTING.md 👾 Fixing latches and wrong output assignment 2017-04-22 12:51:23 +02:00
csr_regfile.sv Added stubs for missing modules 2017-04-15 18:22:29 +02:00
decoder.sv Added decoding of LD/ST instructions 2017-04-21 12:03:21 +02:00
ex_stage.sv Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
fetch_fifo.sv 🎨 Set correct permissions on src files 2017-04-22 12:29:17 +02:00
fifo.sv 👕 First memory arbiter implementation 2017-04-24 16:56:29 +02:00
id_stage.sv Added decoding of LD/ST instructions 2017-04-21 12:03:21 +02:00
if_stage.sv Implemented exception propagation to ex 2017-04-19 11:53:28 +02:00
issue_read_operands.sv 🎨 Set correct permissions on src files 2017-04-22 12:29:17 +02:00
LICENSE 📝 Add license 2017-04-21 11:11:40 +02:00
lsu.sv Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
Makefile Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
mem_arbiter.sv 🎨 Remove unused port declarations 2017-04-24 19:07:59 +02:00
mkdocs.yml Removed hard link to coverage report 2017-04-09 15:28:55 +02:00
mmu.sv Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
mult.sv Added stubs for missing modules 2017-04-15 18:22:29 +02:00
pcgen.sv Added PC generation stage stub 2017-04-19 20:51:59 +02:00
prefetch_buffer.sv 🎨 Set correct permissions on src files 2017-04-22 12:29:17 +02:00
ptw.sv Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
README.md 📝 Added contribution guide 2017-04-20 23:06:47 +02:00
regfile.sv Preliminary instantiation to get run synthesis 2017-04-13 15:28:09 +02:00
regfile_ff.sv 🎨 Set correct permissions on src files 2017-04-22 12:29:17 +02:00
scoreboard.sv Fixes issue #7 2017-04-19 18:30:50 +02:00
tlb.sv Add MMU implementation incl PTW and TLBs 2017-04-25 13:00:09 +02:00
wave.do First test with back to back ALU instructions 2017-04-17 17:50:41 +02:00

build status coverage report

Ariane RISC-V CPU

For detailed documentation refer to the online documentation (Login: zarubaf Password: zaruba).

Contributing

Check out the contribution guide