Commit graph

7845 commits

Author SHA1 Message Date
stnolting
08180a4179 🚀 preparing release v1.10.9
Some checks failed
Documentation / SW Framework (push) Has been cancelled
Documentation / Datasheet (push) Has been cancelled
Processor / processor simulation (push) Has been cancelled
Documentation / Deploy to Releases and Pages (push) Has been cancelled
2025-01-08 17:25:32 +01:00
stnolting
971c079587 [docs] remove per-module FPGA results
Some checks are pending
Documentation / SW Framework (push) Waiting to run
Documentation / Datasheet (push) Waiting to run
Documentation / Deploy to Releases and Pages (push) Blocked by required conditions
Processor / processor simulation (push) Waiting to run
they are just outdated
2025-01-07 23:15:04 +01:00
stnolting
59deceef0b [docs] IO: remove access restrictions 2025-01-07 23:14:35 +01:00
stnolting
0deb073391
Minor rtl edits and cleanups (#1144) 2025-01-07 22:50:29 +01:00
stnolting
c3a44c7327 [processor_check] minor fix 2025-01-07 22:26:01 +01:00
stnolting
03dd4dc963 [top] use core complex module
clean-up core interconnection
2025-01-07 21:39:44 +01:00
stnolting
1355c3f1a5 [rtl] update default memory images 2025-01-07 21:39:04 +01:00
stnolting
838b81a4d8 [changelog] add v1.10.8.9 2025-01-07 21:38:40 +01:00
stnolting
f75710888b [crt0] cleanup multicore launch code 2025-01-07 21:36:48 +01:00
stnolting
259b68ed6b [docs] cleanup rtl file overview 2025-01-07 21:31:32 +01:00
stnolting
03474a7163 [rtl] add core complex rtl file
core complex = cpu + i-cache + d-cache + bus switch
2025-01-07 21:31:12 +01:00
stnolting
9bd3aebe65 [sw] minor cleanups/edits 2025-01-07 21:28:06 +01:00
stnolting
5e69c73d08 [cpu] use icc types for inter-core-com 2025-01-07 21:27:42 +01:00
stnolting
a9d5549e14 [sim] minor testbench edits 2025-01-07 21:23:20 +01:00
stnolting
09489423c1 [package] add type for inter-core communication 2025-01-07 21:23:07 +01:00
stnolting
f5e4546a95 [sw] minor edits and cleanups
Some checks are pending
Documentation / SW Framework (push) Waiting to run
Documentation / Datasheet (push) Waiting to run
Documentation / Deploy to Releases and Pages (push) Blocked by required conditions
Processor / processor simulation (push) Waiting to run
2025-01-07 17:23:08 +01:00
stnolting
044acc0a3c [sw/lib] SMP: add core ID function 2025-01-07 17:22:36 +01:00
stnolting
6cc8ddf6d2 [sysinfo] cleanup HAL
add MISC-get functions
2025-01-07 17:22:08 +01:00
stnolting
e42e1fa810
[ci] workaround - ghdl installation (#1143) 2025-01-07 16:28:30 +01:00
stnolting
9ed5a018d5 [ci] workaround ghdl installation 2025-01-07 16:10:58 +01:00
stnolting
1f763a9364
[dual-core] add inter-core communication (#1142)
Some checks failed
Documentation / SW Framework (push) Has been cancelled
Documentation / Datasheet (push) Has been cancelled
Processor / processor simulation (push) Has been cancelled
Documentation / Deploy to Releases and Pages (push) Has been cancelled
2025-01-05 10:57:11 +01:00
stnolting
f6ba155041 [sw/lib] remove obsolete legacy layer 2025-01-05 10:11:03 +01:00
stnolting
c2c7908957 [sw] minor cleanups 2025-01-05 10:10:49 +01:00
stnolting
24bcf0669c
Update docs/datasheet/cpu_csr.adoc
Co-authored-by: NikLeberg <39563554+NikLeberg@users.noreply.github.com>
Signed-off-by: stnolting <stnolting@gmail.com>
2025-01-05 09:26:44 +01:00
stnolting
0245fdc4d3
Update sw/example/demo_dual_core/main.c
Co-authored-by: NikLeberg <39563554+NikLeberg@users.noreply.github.com>
Signed-off-by: stnolting <stnolting@gmail.com>
2025-01-05 09:26:26 +01:00
stnolting
5fc3a48056 [rtl] comment edits 2025-01-04 23:05:02 +01:00
stnolting
c8d23bb25a [vivado_ip] add dual-core option 2025-01-04 22:26:12 +01:00
stnolting
2c07c53ece [docs] update dual-core section
- add inter-core communication
- update core 1 boot procedure
2025-01-04 22:25:29 +01:00
stnolting
7e6a57079a [crt0] update core 1 boot code 2025-01-04 22:24:46 +01:00
stnolting
1c5bb786e3 [rtl] update bootloader image 2025-01-04 22:24:21 +01:00
stnolting
ac87c3a449 [rtl] update default application image 2025-01-04 22:24:01 +01:00
stnolting
febeb10b6a [sw/example] cleanup 2025-01-04 22:19:29 +01:00
stnolting
06d5e3ac6a [docs] add inter-core communication 2025-01-04 22:06:52 +01:00
stnolting
b71e8e2b2c [demo_dual_core] update HAL 2025-01-04 22:06:31 +01:00
stnolting
e3cc802d7d [sw/lib] add SMP HAL 2025-01-04 22:06:11 +01:00
stnolting
c13a0f5909 [rte] cleanup 2025-01-04 22:05:09 +01:00
stnolting
97d00295ee [processor_checks] minor fixes 2025-01-04 22:04:49 +01:00
stnolting
1002ab6230 [top] add inter-core com wiring 2025-01-04 22:04:34 +01:00
stnolting
271ff4a734 [changelog] add v1.10.8.8 2025-01-04 22:04:09 +01:00
stnolting
3f81f54dbb [cpu] add inter-core communication links 2025-01-04 21:59:56 +01:00
stnolting
dc43074f10 [csr] add ICC CSRs 2025-01-04 21:59:29 +01:00
stnolting
a9d26c9dbc [rtl] add inter-core-communication module 2025-01-04 21:54:48 +01:00
stnolting
651732de84
⚠️ replace Zalrsc ISA extension by Zaamo ISA extension (#1141)
Some checks failed
Documentation / SW Framework (push) Has been cancelled
Documentation / Datasheet (push) Has been cancelled
Processor / processor simulation (push) Has been cancelled
Documentation / Deploy to Releases and Pages (push) Has been cancelled
2025-01-04 06:22:44 +01:00
stnolting
7a54bb6287 [control] minor edits 2025-01-04 06:06:43 +01:00
stnolting
e80e13413b [hpm] inc. load/store counters on AMOs 2025-01-03 21:55:29 +01:00
stnolting
990463e9c1 [rtl] cleanups 2025-01-03 21:47:15 +01:00
stnolting
367c185b50 Merge branch 'main' into amo 2025-01-03 21:41:44 +01:00
stnolting
d65663e93d [docs] update: Zalrsc -> Zaamo 2025-01-03 21:37:06 +01:00
stnolting
69e82684eb [figures] update ISA / bus architecture 2025-01-03 21:36:26 +01:00
stnolting
cd494a964f [figures] remove lr/sc bus transactions 2025-01-03 21:36:01 +01:00