Commit graph

27 commits

Author SHA1 Message Date
tinebp
704f525fd6 memory mem_coalescer miss perf counter
RTL perf counters refactoring
2024-12-26 08:00:36 -08:00
tinebp
70ade222b1 multiport 2024-12-10 23:25:05 -08:00
Blaise Tine
1fa4603fa2 disable sformatf during synthesis
Some checks are pending
CI / setup (push) Waiting to run
CI / build (32) (push) Blocked by required conditions
CI / build (64) (push) Blocked by required conditions
CI / tests (cache, 32) (push) Blocked by required conditions
CI / tests (cache, 64) (push) Blocked by required conditions
CI / tests (config1, 32) (push) Blocked by required conditions
CI / tests (config1, 64) (push) Blocked by required conditions
CI / tests (config2, 32) (push) Blocked by required conditions
CI / tests (config2, 64) (push) Blocked by required conditions
CI / tests (debug, 32) (push) Blocked by required conditions
CI / tests (debug, 64) (push) Blocked by required conditions
CI / tests (opencl, 32) (push) Blocked by required conditions
CI / tests (opencl, 64) (push) Blocked by required conditions
CI / tests (regression, 32) (push) Blocked by required conditions
CI / tests (regression, 64) (push) Blocked by required conditions
CI / tests (scope, 32) (push) Blocked by required conditions
CI / tests (scope, 64) (push) Blocked by required conditions
CI / tests (stress, 32) (push) Blocked by required conditions
CI / tests (stress, 64) (push) Blocked by required conditions
CI / tests (synthesis, 32) (push) Blocked by required conditions
CI / tests (synthesis, 64) (push) Blocked by required conditions
CI / complete (push) Blocked by required conditions
2024-10-23 01:14:19 -07:00
Blaise Tine
acc1e3dfd8 minor update 2024-10-20 20:07:34 -07:00
Blaise Tine
03a1e25828 adding cache replacement policy 2024-10-15 00:28:09 -07:00
Blaise Tine
28bf27e951 rtl cache redesign to support xilinx bram types 2024-10-13 03:40:45 -07:00
Blaise Tine
2eeb2ac532 fixed memory flags propagation through the cache hierarchy 2024-10-05 13:46:10 -07:00
Blaise Tine
7208f251b7 minor update 2024-09-12 20:07:19 -07:00
Blaise Tine
6cf0d9f7b4 fixed generate labels lint warnings to improve hardware debugging 2024-09-12 20:00:50 -07:00
Blaise Tine
b56aa00f4f reset cleanup 2024-09-08 20:37:28 -07:00
Blaise Tine
8db77ea1cd minor updates 2024-09-05 21:29:01 -07:00
Blaise Tine
49738672ec minor update 2024-08-15 19:34:50 -07:00
Blaise Tine
99cbae1820 writeback cache deadlock fix 2024-07-30 01:55:32 -07:00
Blaise Tine
8457163114 adding dirty bytes configuration to writeback cache 2024-07-29 14:43:49 -07:00
Blaise Tine
f5014e8975 Adding support for cache flush and writeback
Crediting Yi-Lin Tsai's original work at https://github.com/richardyilin/GPU_writeback
2024-07-27 13:57:36 -07:00
Blaise Tine
3efced37c5 trace INSTANCE_ID refactoring 2024-07-09 13:33:17 -07:00
Blaise Tine
f8ef570778 riscv tests refactoring 2024-05-28 10:46:31 -07:00
Blaise Tine
74368ab65a minor update 2024-03-24 23:40:00 -07:00
Blaise Tine
26d45ed9db renamed shared to local memory 2024-02-29 01:04:52 -08:00
Blaise Tine
413e933b8a OUT_BUF / OUT_REG refactoring 2024-02-15 04:08:50 -08:00
Blaise Tine
031d24e695 minor updates 2023-12-30 00:52:44 -08:00
Blaise Tine
e217bc2c23 adding tracking for SFU stalls 2023-12-28 12:12:11 -08:00
Blaise Tine
c7a81d1493 adding sockets support to simx and cache subsystem refactoring
minor update

minor update

minor updates
2023-12-20 15:16:12 -08:00
root
900a1efaca BUFFER_EX refactoring 2023-12-05 04:55:50 -08:00
Blaise Tine
c9e6518e05 cache bindings and memory perf refactory 2023-11-03 08:18:18 -04:00
Blaise Tine
d47cccc157 Vortex 2.0 changes:
+ Microarchitecture optimizations
+ 64-bit support
+ Xilinx FPGA support
+ LLVM-16 support
+ Refactoring and quality control fixes
2023-10-19 20:51:22 -07:00
Blaise Tine
04249c3ee9 code refactoring for Vivado compatibility 2021-09-29 04:48:53 -04:00
Renamed from hw/rtl/VX_cluster.v (Browse further)