Commit graph

14 commits

Author SHA1 Message Date
NikLeberg
4029af10a0 [docs] SDI: fix spelling 2025-04-17 18:53:51 +00:00
stnolting
c4dd103b19 [docs] SDI: edit max clock speed 2025-04-07 22:43:01 +02:00
stnolting
11c45baabc [docs] add links to online software reference
Some checks are pending
Documentation / SW Framework (push) Waiting to run
Documentation / Datasheet (push) Waiting to run
Documentation / Deploy to Releases and Pages (push) Blocked by required conditions
Processor / processor simulation (push) Waiting to run
2025-01-10 23:21:12 +01:00
stnolting
59deceef0b [docs] IO: remove access restrictions 2025-01-07 23:14:35 +01:00
stnolting
aeec5239c1 [docs] remove privileged IO access PMA 2024-12-27 15:09:46 +01:00
stnolting
66fe26c83a [docs] update module base addresses 2024-12-23 21:02:10 +01:00
stnolting
0f06de32ed [docs] add SoC modules access restrictions 2024-07-21 09:55:38 +02:00
stnolting
26a10b610a [docs] update SDI section 2024-07-20 12:33:37 +02:00
stnolting
7541cf2ebe [docs] update SPI & SDI sections
additional interrupt conditions
2024-04-04 21:31:50 +02:00
stnolting
32592c46e9 [docs] remove IRQ ACK/clear via mip
mip CSR is read-only; all interrupts (including FIRQs) are cleared by source-specific mechanism (e.g. writing to a specific memory-mapped register)
2024-03-27 17:52:23 +01:00
stnolting
165c88a6d3 [docs] update IO module base addresses 2023-07-16 21:03:15 +02:00
stnolting
33a729ca01 [docs] rework, update and cleanup entire datasheet 2023-03-15 22:09:19 +01:00
stnolting
f5047efce6 [docs] register maps cleanup 2023-03-04 11:35:48 +01:00
stnolting
1886d003ac [docs] add new SDI module 2023-02-25 17:58:58 +01:00