The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
Find a file
2018-01-23 15:50:48 +01:00
ci Remove submodules, fix CI build 2018-01-23 15:50:48 +01:00
docs Remove TB directory 2017-07-26 23:47:49 +02:00
failedtests Move DRAM to 0x40000000 (align with Kerbin) 2017-12-17 18:00:46 +01:00
include Update headers and style guide 2018-01-18 17:45:00 +01:00
riscv-torture@120d3d7e50 Add SolderPad Hardware License 2018-01-16 10:07:39 +01:00
src Add CI scripts 2018-01-23 11:57:19 +01:00
tb@8be95b0230 Add Verilator to CI 2018-01-22 19:30:26 +01:00
uvm-scaffold@b538de04e8 Update headers and style guide 2018-01-18 17:45:00 +01:00
.editorconfig Add support for device tree 2017-07-13 18:05:29 +02:00
.gitignore Add CI scripts 2018-01-23 11:57:19 +01:00
.gitlab-ci.yml Remove submodules, fix CI build 2018-01-23 15:50:48 +01:00
.gitmodules 🐛 First functional fixes 2017-10-28 22:15:30 +02:00
ariane-run-torture 🐛 Resolve bug emerging from merge 2017-12-17 16:57:37 +01:00
CHANGELOG.md Aad IPI to Ariane 2017-12-12 17:43:27 +01:00
CONTRIBUTING.md Update headers and style guide 2018-01-18 17:45:00 +01:00
LICENSE Add SolderPad Hardware License 2018-01-16 10:07:39 +01:00
Makefile Remove submodules, fix CI build 2018-01-23 15:50:48 +01:00
mkdocs.yml 📝 Add timing diagram for memory interface 2017-05-07 13:09:05 +02:00
README.md Add AXI to mem converters 2018-01-18 10:29:49 +01:00
src_files.yml Add Xilinx SRAMs 2017-11-13 20:07:58 +01:00

build status coverage report

Ariane RISC-V CPU

For detailed documentation refer to the online documentation (Login: zarubaf Password: zaruba).

Getting Started

Go and get the RISC-V tools.

Checkout the repository and initialize all submodules

git checkout git@iis-git.ee.ethz.ch:floce/ariane.git
git submodule update --init --recursive

Build Ariane by using the Makefile:

make build

Start the simulation using Modelsim:

make sim

To specify the test to run use (e.g.: you want to run rv64ui-p-sraw inside the riscv-tests isa folder:

make sim riscv-test=rv64ui-p-sraw

If you call simc instead of sim it will run without the GUI.

Or start any of the unit tests by:

make dcache_arbiter

Randomized Constrained Testing with Torture

Ariane's core testbench is fully compatible with the randomized constrained testing framework called Torture. To start testing Ariane all you need is to step into the riscv-torture/ folder and issue:

make rgentest

Which will produce a single randomized program, runs it on Spike (see Getting Started) and on the RTL simulator (QuestaSim) by calling ariane-run-torture.

Torture's overnight tests work the same way, just call

make rnight

C (a.k.a. Verilator) tests are currently not supported.

Contributing

Check out the contribution guide