Eric Matthews
|
2339ae182c
|
Adds support for more than 2 regfile read ports
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-11-14 11:38:15 -05:00 |
|
Eric Matthews
|
8008679a7a
|
dcache re-organization for load/store address overlap
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-11-14 11:35:56 -05:00 |
|
Eric Matthews
|
7cb0b39ab0
|
Increase write throughput for single word bursts
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-07-05 15:50:06 -04:00 |
|
Eric Matthews
|
7606dd927b
|
Add phys_addr to unit issue/writeback interfaces
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-07-05 15:48:22 -04:00 |
|
Eric Matthews
|
95bc8d244c
|
Reduce data cache latency
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-07-05 15:38:36 -04:00 |
|
Eric Matthews
|
fe3c0384fc
|
Rework instruction cache addressing logic
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-07-05 15:08:38 -04:00 |
|
Eric Matthews
|
e6fbbcfeb2
|
Fix for FIFO power-of-two constraint
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-06-13 14:45:57 -04:00 |
|
Eric Matthews
|
562a9c2ff6
|
Instruction and Data Cache reorganization and cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-06-13 14:45:20 -04:00 |
|
Eric Matthews
|
6aeac17b9d
|
Rework simulation stats
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-27 16:28:17 -04:00 |
|
Mike Thompson
|
3239e20360
|
Merge pull request #5 from e-matthews/minor-fixes
Minor fixes
|
2022-05-26 13:17:14 -04:00 |
|
Eric Matthews
|
ce38554595
|
Add interrupt/CSR support to LiteX minimal config
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-25 10:44:38 -04:00 |
|
Eric Matthews
|
7bf90023f0
|
Fix 1-way dcache support
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-18 15:13:14 -04:00 |
|
Eric Matthews
|
207c47abd7
|
Fix AXI support for independent icache/dcache line widths
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-16 16:48:35 -04:00 |
|
Mike Thompson
|
b4d6a9fa29
|
Merge pull request #4 from e-matthews/litex
Fetch and Load-Store Interface Refactor and LiteX Support
|
2022-05-16 15:19:30 -04:00 |
|
Eric Matthews
|
b2e425abed
|
Added LiteX support
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-16 14:09:17 -04:00 |
|
Eric Matthews
|
2290527612
|
Interrupt fixes
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-16 13:35:55 -04:00 |
|
Eric Matthews
|
28dc5bc43b
|
Store-queue cleanups
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-16 13:33:30 -04:00 |
|
Eric Matthews
|
1ffbacbb51
|
verilator optional PC trace support
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-12 22:22:45 -04:00 |
|
Eric Matthews
|
bae3594995
|
load-store-queue code cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-12 22:21:52 -04:00 |
|
Eric Matthews
|
b87cb6ca16
|
load-store code cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-12 10:46:10 -04:00 |
|
Eric Matthews
|
a3d362b9ac
|
dtagbank code cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 15:04:37 -04:00 |
|
Eric Matthews
|
f48faa43f2
|
Code cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 13:21:05 -04:00 |
|
Eric Matthews
|
331842f1b3
|
Added dcache uncachable region support
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 13:20:24 -04:00 |
|
Eric Matthews
|
00b0c9e3dd
|
Wishbone bus code cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 13:15:57 -04:00 |
|
Eric Matthews
|
d30e8fcfac
|
Move fetch flush support outside of subfetch units
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 13:14:47 -04:00 |
|
Eric Matthews
|
0855bb623a
|
Fixed support for subfetch units with maximum address ranges
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 13:12:19 -04:00 |
|
Eric Matthews
|
8c1059f395
|
Added instruction bus address mapping to branch predictor
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-11 13:10:53 -04:00 |
|
Eric Matthews
|
fb292ecd54
|
LFSR index lookup changed for Verilator
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-05-04 17:32:01 -04:00 |
|
Eric Matthews
|
087766b3bc
|
Wishbone bus signals renamed
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-04-29 13:59:10 -04:00 |
|
Eric Matthews
|
08e59f20eb
|
Added support for optional instruction buses
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-31 16:38:30 -04:00 |
|
Eric Matthews
|
49645ba103
|
code cleanups
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-31 13:48:51 -04:00 |
|
Eric Matthews
|
90c9dd6343
|
unified fetch and load-store sub_unit interfaces
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-25 13:27:07 -04:00 |
|
Eric Matthews
|
1f0a43e5f1
|
linting changes
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-24 21:09:33 -04:00 |
|
Eric Matthews
|
2ea13a9234
|
restructured load muxing
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-22 19:29:11 -04:00 |
|
Mike Thompson
|
14c4be99e7
|
Merge pull request #3 from e-matthews/rename
Taiga to CVA5 renaming
|
2022-03-07 16:41:14 -05:00 |
|
Eric Matthews
|
64e8e59e8a
|
xilinx packaging updates
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-07 10:50:32 -08:00 |
|
Eric Matthews
|
9cff8c5afb
|
renamed occurrences of taiga to cva5
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-03-05 12:53:49 -08:00 |
|
Mike Thompson
|
57c6383263
|
Merge pull request #1 from e-matthews/updates
Post-transfer Updates
|
2022-02-10 21:34:56 -05:00 |
|
Mike Thompson
|
3edf5f8b99
|
Fixed spelling mistake
|
2022-02-10 18:57:37 -05:00 |
|
Eric Matthews
|
e89ca1d744
|
dcache disconnect inv/cs logic when unused
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
8195a666df
|
additional options for CSRS
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
97368c431d
|
added generate labels
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
659cc90605
|
Improved late exception support
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
1b950d1586
|
standardized representation for rs_addr
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
8271f0e4d9
|
accuracy improvements for simulation stats
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
8033b8f113
|
Made CSR support optional
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
330cea194e
|
switched div-inuse logic to use phys_addr
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
b038a9df7c
|
div reuse addr fix
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
f9361248ae
|
exception speculation fix for div unit
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|
Eric Matthews
|
7dd6afd089
|
interface linter change
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-02-10 11:17:01 -08:00 |
|