Mike Thompson
|
041d5c7809
|
Merge pull request #13 from e-matthews/code-cleanups
Code cleanups
|
2023-05-02 20:11:12 +00:00 |
|
Eric Matthews
|
8769842249
|
Add dcache cbo instruction support
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-05-02 14:58:26 -04:00 |
|
Eric Matthews
|
f11b9582e8
|
Autogenerate decode_wb_group from config data
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-05-01 16:42:41 -04:00 |
|
Eric Matthews
|
583976c7ea
|
Share nexys config between simulation and hardware wrapper
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-29 18:48:16 -04:00 |
|
Eric Matthews
|
31ecd190d6
|
Move write-back group config into cpu_config struct
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-29 18:37:42 -04:00 |
|
Eric Matthews
|
1d0ac14e70
|
Cleanup unit writeback group and ID assignment
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-28 19:51:18 -04:00 |
|
Eric Matthews
|
1085a86a04
|
Mul cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-28 19:47:16 -04:00 |
|
Eric Matthews
|
89810cec57
|
Decode/Issue cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-28 14:18:35 -04:00 |
|
Eric Matthews
|
17c45f0050
|
Consolidate BRAM implementations
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-17 13:15:24 -04:00 |
|
Eric Matthews
|
24baf185e7
|
Convert remaining inferred lutram memories to lutram modules
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-14 23:06:22 -04:00 |
|
Eric Matthews
|
6b80905045
|
Reorganize source files
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-14 20:21:05 -04:00 |
|
Eric Matthews
|
a5b8088b10
|
CSR unit cleanups
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-14 15:42:46 -04:00 |
|
Eric Matthews
|
38d0336d9e
|
Move store-data-marshalling to retire
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-12 19:39:47 -04:00 |
|
Eric Matthews
|
9a188e39f9
|
Remove unused rtl files
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-11 19:45:27 -04:00 |
|
Eric Matthews
|
e003b51f95
|
Convert id_metadata from inferred LUTRAMs to LUTRAM modules
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-11 19:35:04 -04:00 |
|
Eric Matthews
|
6c63d2724e
|
Consolidate struct-to-bits type conversion into FIFO/LUTRAMs
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-11 14:43:39 -04:00 |
|
Eric Matthews
|
ffc2c21970
|
code cleanups
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-11 09:33:22 -04:00 |
|
Mike Thompson
|
e11f2e0864
|
Merge pull request #12 from e-matthews/nexys-script-improvements
Improvements for competition setup
|
2023-04-04 21:02:07 -04:00 |
|
Eric Matthews
|
85d3f36194
|
Robustness improvement to nexys system gen script
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-04-04 15:31:23 -04:00 |
|
Eric Matthews
|
5876454ab7
|
switch sim stats to use ISA rd for stall sources
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-27 12:57:52 -05:00 |
|
Eric Matthews
|
06331296a1
|
switch div unit to use ISA rs/rd for reuse
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-25 22:48:02 -05:00 |
|
Eric Matthews
|
b8ee58c515
|
cleanup naming of retire signals
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-25 14:58:07 -05:00 |
|
Eric Matthews
|
a2b7400b80
|
Add percentage breakdowns to simulation stats
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-25 14:52:02 -05:00 |
|
Mike Thompson
|
6a7eff1a1b
|
Merge pull request #9 from e-matthews/sq-fix
Fixes potential load/store ordering issue when store queue is full
|
2023-02-13 17:14:08 +01:00 |
|
Eric Matthews
|
f30416072d
|
Fixes potential load/store ordering issue when store queue is full
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-12 20:14:05 -05:00 |
|
Mike Thompson
|
efdf3fe38c
|
Merge pull request #8 from e-matthews/cva5-university-competition
CVA5 university competition branch
|
2023-02-10 04:43:17 +01:00 |
|
Eric Matthews
|
5ae06b1c64
|
Nexys system gen script improvements
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-08 21:26:42 -05:00 |
|
Eric Matthews
|
599a2a8517
|
Store Queue and Arbiter code cleanups
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-08 21:26:08 -05:00 |
|
Eric Matthews
|
79daaa9fd1
|
Remove phys_addr from issue/wb interface
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-03 16:31:23 -05:00 |
|
Eric Matthews
|
2bac02308f
|
Fix logic removal when forwarding to stores is disabled
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-02 20:02:08 -05:00 |
|
Eric Matthews
|
5ec6a61591
|
Remove load delay after dcache stores
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-02 20:01:26 -05:00 |
|
Eric Matthews
|
85645b7ef1
|
Combine ALU logic ops with STL path
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-01 23:09:18 -05:00 |
|
Eric Matthews
|
f15fe83a9c
|
Store queue data forwarding restructure
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-02-01 23:08:13 -05:00 |
|
Eric Matthews
|
4bada38942
|
Make forwarding-to-stores a config option
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-30 20:31:39 -05:00 |
|
Eric Matthews
|
ff8b3f3f46
|
code cleanups: ALU
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-30 20:15:45 -05:00 |
|
Eric Matthews
|
6cf0d84c3e
|
Move decode logic to respective units
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-30 19:42:30 -05:00 |
|
Eric Matthews
|
ac362d0b5b
|
Move instruction decode to units
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-26 16:34:38 -05:00 |
|
Eric Matthews
|
47358a901c
|
Add custom unit template
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-24 19:06:45 -05:00 |
|
Eric Matthews
|
0b104c6caa
|
Improved writeback port parameterization
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-23 17:25:20 -05:00 |
|
Eric Matthews
|
1e9343a91c
|
Restructure registerfile muxes
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-20 19:30:04 -05:00 |
|
Eric Matthews
|
2e77b891d5
|
Add a writeback port for the LS unit
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-20 12:53:56 -05:00 |
|
Eric Matthews
|
b275bd9691
|
Split write-back muxes into seperate instances
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-19 15:16:38 -05:00 |
|
Eric Matthews
|
ebcddd904a
|
move the zero register handling from writeback to decode
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-19 12:14:53 -05:00 |
|
Eric Matthews
|
7fda9f9e1f
|
renamer LUTRAM restructure
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-19 12:13:55 -05:00 |
|
Eric Matthews
|
fb301bf462
|
writeback code cleanup
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-19 12:13:02 -05:00 |
|
Eric Matthews
|
dea43dc7ca
|
Store Queue refactor
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2023-01-19 12:12:40 -05:00 |
|
Eric Matthews
|
b5f792048b
|
Add nexys 7 example
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-11-14 13:59:24 -05:00 |
|
Eric Matthews
|
3e691efb37
|
Switch L1 arbitration to round-robin
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-11-14 13:36:50 -05:00 |
|
Eric Matthews
|
4d42d3445d
|
Simulation tracing improvements
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-11-14 12:03:35 -05:00 |
|
Eric Matthews
|
7de7e1a5c0
|
Linting fix
Signed-off-by: Eric Matthews <ematthew@sfu.ca>
|
2022-11-14 11:38:41 -05:00 |
|