github-mirrors/cvw
1
0
Fork 0
mirror of https://github.com/openhwgroup/cvw.git synced 2025-06-27 17:01:20 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
11341 commits 7 branches 2 tags 62 MiB
Commit graph

227 commits

Author SHA1 Message Date
David Harris
60ea8a88b4 Fixed fpu flags coverage 2025-06-01 07:31:32 -07:00
David Harris
34f8b8f3e7 Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2025-05-28 06:01:43 -07:00
David Harris
e86620f3d0 PMP grain test fixes 2025-05-27 03:23:00 -07:00
David Harris
e0af0e68a3
Merge pull request #1416 from coreyqh/ccov 
otherpagefault ccov hole covered
 2025-05-27 03:07:06 -07:00
David Harris
9dc82f38fc Initial trickbox 2025-05-21 10:26:32 -07:00
David Harris
56e6749eec
Merge pull request #1411 from rosethompson/main 
Fixes Misalgined Instruction Page Fault
 2025-05-14 10:46:55 -07:00
Jordan Carlin
42989867de
Workaround binutils 2.44 objdump 6-byte instruction bug in coverage/fpu.S 2025-05-13 17:42:08 -07:00
Corey Hickson
a3a3c18052 otherpagefault ccov hole covered 2025-05-10 19:35:15 -07:00
David Harris
9c2090950b Merge branch 'main' of https://github.com/openhwgroup/cvw into dev 2025-05-08 19:55:18 -07:00
David Harris
db1533c6e8
Merge pull request #1414 from coreyqh/ccov 
HPTWFaultM in L2_ADR state ccov hole covered
 2025-05-08 19:08:07 -07:00
Corey Hickson
4a03114b60 InvalidRead coverage hole filled 2025-05-08 18:26:32 -07:00
Corey Hickson
00bd474b04 HPTWFaultM in L2_ADR state ccov hole covered 2025-05-08 17:31:14 -07:00
David Harris
e3ae285a8e Resolved pmpaddrdec merge 2025-05-08 15:07:52 -07:00
Rose Thompson
8369e8679e
Merge branch 'openhwgroup:main' into main 2025-05-08 13:21:33 -05:00
Rose Thompson
fe01aed1a6 Created new test for generating misaligned instruction spill across two virtual pages. 2025-05-08 11:35:48 -05:00
David Harris
bed00c80d2
Merge pull request #1409 from jordancarlin/spelling 
Fix lots of spelling errors
 2025-05-08 04:58:11 -07:00
Jordan Carlin
5271234591
Fix lots of spelling errors 2025-05-08 00:18:38 -07:00
Rose Thompson
3f3f5e83fe Good now I'm getting the Instruction page fault mismatch that I want to see. 2025-05-07 16:35:17 -05:00
Rose Thompson
33a10fd017 Creating separate test for instruction misaligned page fault. 2025-05-07 16:26:26 -05:00
Rose Thompson
1d80bd1abf New test for spilled store page fault. ImperasDV indicates Wally does not improve the correct mtval. 2025-05-07 10:53:36 -05:00
Rose Thompson
048fa377ca Created a new test which reproduces the same error as the zsh bug, github issue #1263. 2025-05-05 00:41:10 -05:00
Rose Thompson
cb3d3d9913 Updated author. 2025-05-04 12:24:34 -05:00
Rose Thompson
29f86bb5cb Test forces the EBU to have a partially overlapping IFU and LSU request. The LSU request occurs duing an ongoing IFU request. 2025-05-04 12:20:18 -05:00
Rose Thompson
9407bf1f89 Merge branch 'main' of github.com:rosethompson/cvw 2025-05-04 11:33:38 -05:00
David Harris
d2b3ae0a96 Commented timer initialization 2025-05-04 08:39:05 -07:00
David Harris
d22cd248c7 Fixed mismatch with ImperasDV by adding sfence.vma after changing menvcfg.PBMTE per privileged spec 3.1.18 2025-05-03 07:10:43 -07:00
Rose Thompson
3f69cffdf8 Getting close to making this hptw ifu cache interaction test work. 2025-04-29 14:54:34 -05:00
Rose Thompson
cd0b44dd8b Cleaned up ebuArb test. 2025-04-27 13:18:52 -05:00
Rose Thompson
bcf81e5aad Created test to force ebu arbitration. 2025-04-27 13:13:24 -05:00
David Harris
9a46061716 100% coverage tlbcontrol 2025-04-18 19:15:07 -07:00
Corey Hickson
9bc3c7c78c Undo unnecessary tests/coverage additions 2025-04-17 08:09:14 -07:00
Corey Hickson
7c5a5c592c Full decomp code coverage 2025-04-17 03:06:38 -07:00
Corey Hickson
6c651cd73e Full cacheways code coverage 2025-04-17 02:28:20 -07:00
Corey Hickson
f7bc15eb3e Full priv code coverage 2025-04-17 02:05:35 -07:00
David Harris
42f78c645b
Merge pull request #1363 from coreyqh/ccov 
Full privdec code coverage
 2025-04-15 12:33:16 -07:00
Corey Hickson
1a3bcc69a6 Full privdec code coverage 2025-04-15 02:47:53 -07:00
David Harris
64ff263681 pmpadrdecs.S hits ifu and lsu pmp coverage 2025-04-13 07:16:39 -07:00
David Harris
080011dab6 Partial immu pmp coverage 2025-04-11 07:23:37 -07:00
David Harris
25dbebb75c Added flush instructions to exercise CacheWays ClearValid 2025-04-03 13:01:17 -07:00
David Harris
d7a026e736 Fixed more MMU tests with bad non-leaf A/D PTE bits 2025-02-27 03:37:23 -08:00
David Harris
28f5b5b6ed Fixed more MMU tests 2025-02-27 03:28:18 -08:00
David Harris
0bbc14d8f7 More test fixes 2025-02-26 16:02:12 -08:00
David Harris
057a30521b Fixed more coverage tests with bad non-leaf PTEs containing A or D bits 2025-02-26 15:51:27 -08:00
David Harris
2d000a3957 Modified eub.S tests to turn off A/D bits in non-leaf PTEs to avoid throwing page fault exceptions, which are not correctly detected 2025-02-26 09:32:10 -08:00
Jordan Carlin
51c3d59605
Lots more python updates 2024-12-17 21:31:12 -08:00
Jordan Carlin
dfe15414b0
Lots more small python script cleanup 2024-12-17 15:30:05 -08:00
Georgia Tai
75ce5c8c99 Code Coverage on Decompress unit 2024-11-21 16:18:44 -08:00
David Harris
4251f0c6a2 Restored to original WALLY-init-lib beause new flavor is moved to cvw-arch-verif and the old is needed for PMP code coverage 2024-11-14 10:56:13 -08:00
David Harris
054c694a27 Fixed typo of CLINT name 2024-11-14 08:14:56 -08:00
Jordan Carlin
6f496e0b93
Remove unused fround coverage test 2024-11-07 13:40:24 -08:00