1819 commits

This branch

This branch

All branches

Author	SHA1	Message	Date
Pasquale Davide Schiavone	f62e45a19d	added irq_ack	2017-01-17 16:55:30 +01:00
Pasquale Davide Schiavone	2003275e01	Started 1.9 priv spec (M only)	2017-01-16 19:37:40 +01:00
Pasquale Davide Schiavone	84cc54981a	fixed csr operations	2017-01-16 18:45:43 +01:00
Pasquale Davide Schiavone	ef852e2c72	fixed shifter	2017-01-16 16:31:24 +01:00
Markus Wegmann	ff8b7f3e7f	Fix ALU	2017-01-15 11:15:45 +01:00
Markus Wegmann	d3c52bf385	Generate clean tapout version of core	2017-01-13 12:32:11 +01:00
Markus Wegmann	f1b2c869f5	Compile all files	2017-01-12 19:34:41 +01:00
Markus Wegmann	fdfca50e16	Begin tapeout of littleRISCV (misaligned RV32IC)	2017-01-12 19:31:49 +01:00
Markus Wegmann	946c31ab9a	Fix deadlock	2017-01-12 19:16:27 +01:00
Markus Wegmann	8cee19ae74	Fix syntax	2017-01-12 18:45:52 +01:00
Markus Wegmann	0f44cfacf3	Keep misaligned memory load/store instruction in ID	2017-01-12 18:43:04 +01:00
Markus Wegmann	8c38f04007	Try to fix misaligned	2017-01-12 17:47:37 +01:00
Markus Wegmann	21f393a96c	Fix bug in branch_taken_ex ... If we are in branch_2nd_stage, do not deassert branch_taken_ex as it is needed by the CSR and Debugger	2017-01-12 16:00:13 +01:00
Markus Wegmann	616ea9170d	Fix last	2017-01-12 13:02:33 +01:00
Markus Wegmann	891a0740c5	Fix branch_in_ex never going high when MERGE_ID_EX	2017-01-12 12:54:41 +01:00
Markus Wegmann	3a74a16066	Fix syntax	2017-01-12 12:44:22 +01:00
Markus Wegmann	6b96015d26	Do not handle exception between branch phases	2017-01-12 12:41:31 +01:00
Markus Wegmann	f575b56e72	Fix controller saving branch target rather than IF target	2017-01-12 12:23:38 +01:00
Markus Wegmann	6b35c896a1	Change controller in case of merged pipeline	2017-01-12 11:48:23 +01:00
Markus Wegmann	672e028216	Try to fix debugger	2017-01-12 09:04:13 +01:00
Markus Wegmann	33617c66ec	Try to fix npc ppc problem	2017-01-11 21:55:48 +01:00
Markus Wegmann	5dfa268729	Try to fix PPC/NPC	2017-01-11 20:22:21 +01:00
Noah Huesser	013b010fea	Fix EX running multiple times when write or load at memory is delayed (SPI)	2017-01-11 16:23:31 +01:00
Markus Wegmann	fc1bb02a73	Fix time loop and some wrong eret address in controller	2017-01-11 04:01:44 +01:00
Markus Wegmann	b6829445c9	Remove potential timing loop ... When data memory reports error on access, exc_req will deassert the data_we and this will cause to error to disappear, meaning there would be no store/load error anymore meaning data_we gets asserted again and then the data memory might report an error again, closing the loop.	2017-01-11 01:43:07 +01:00
Markus Wegmann	d50354c0db	Add final configuration. Set Prefetch Buffer lower	2017-01-11 01:43:07 +01:00
Markus Wegmann	0a4093376e	Update README.md	2017-01-11 00:44:18 +01:00
Markus Wegmann	3d294a16f8	Change core name	2017-01-11 00:43:52 +01:00
Markus Wegmann	aeec729b97	Fix bug in config	2017-01-10 10:47:08 +01:00
Markus Wegmann	bf6d09fef8	Fix configs	2017-01-10 10:34:53 +01:00
Markus Wegmann	71ae152c91	Add config number to csv	2017-01-10 10:30:59 +01:00
Markus Wegmann	14cb070385	Use only aligned version of prefetcher if ONLY_ALIGNED	2017-01-10 10:26:44 +01:00
Markus Wegmann	6510bd3b65	Improve config scripts to not use small IF as it is bigger	2017-01-10 10:14:17 +01:00
Markus Wegmann	c6f2cacb30	Fix wrong jump calculation in case of JALR	2017-01-09 22:21:40 +01:00
Markus Wegmann	e339efd56e	Fix bug in branch	2017-01-09 22:02:52 +01:00
Markus Wegmann	e370f5010c	Simplify controller	2017-01-09 21:24:44 +01:00
Markus Wegmann	5173d347cb	Fix and rename branch_2nd_stage signal	2017-01-09 21:21:08 +01:00
Markus Wegmann	567c0c80fd	Fix syntax	2017-01-09 21:02:26 +01:00
Markus Wegmann	7ade98670e	Some syntax fix	2017-01-09 20:58:51 +01:00
Markus Wegmann	6eeeb11b8e	Fix	2017-01-09 18:47:37 +01:00
Markus Wegmann	18000c5b90	Modify control in branch case	2017-01-09 18:41:26 +01:00
Markus Wegmann	4a79c9f280	Try to fix timing loop	2017-01-09 17:37:47 +01:00
Markus Wegmann	2536f1e8df	Smaller fix	2017-01-09 17:12:38 +01:00
Markus Wegmann	4e354a640a	Handl preprocesser definitions outside of config regions correctly in ri5cly-manage.py	2017-01-09 15:53:56 +01:00
Markus Wegmann	175366f593	Fix missing config region declarations	2017-01-09 15:17:21 +01:00
Markus Wegmann	1e4223ab84	Fix config	2017-01-09 14:36:01 +01:00
Markus Wegmann	2d8ed39de9	Remove some unneeded signals and rename jump_in_ex to jal_in_ex in case of NO_JUMP_ADDER	2017-01-09 14:28:00 +01:00
Markus Wegmann	14ba362e2c	Fix syntax	2017-01-09 14:13:30 +01:00
Markus Wegmann	0c9d6386c0	Fix syntax ex stage	2017-01-09 14:11:00 +01:00
Markus Wegmann	4f7a80bd06	Fix syntax	2017-01-09 14:10:00 +01:00