| .. |
|
cache_subsystem
|
Update submodule core/cache_subsystem/hpdcache (#2265)
|
2024-06-18 11:54:35 +02:00 |
|
cva6_mmu
|
Increase max num PMPs to 64 (#2279)
|
2024-07-04 14:09:37 +02:00 |
|
cvfpu@3116391bf6
|
Cvfpu from vendor to submodule (#2070)
|
2024-04-23 14:54:42 +02:00 |
|
cvxif_example
|
Parameterization and other fixes for downstream project (#1950)
|
2024-04-05 13:02:18 +02:00 |
|
frontend
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
include
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
pmp
|
Increase max num PMPs to 64 (#2279)
|
2024-07-04 14:09:37 +02:00 |
|
acc_dispatcher.sv
|
Increase max num PMPs to 64 (#2279)
|
2024-07-04 14:09:37 +02:00 |
|
alu.sv
|
condition branch_unit and alu (#2342)
|
2024-07-10 11:02:18 +02:00 |
|
amo_buffer.sv
|
Parameterization and other fixes for downstream project (#1950)
|
2024-04-05 13:02:18 +02:00 |
|
ariane_regfile.sv
|
verible-verilog-format: apply it on core directory (#1540)
|
2023-10-18 16:36:00 +02:00 |
|
ariane_regfile_ff.sv
|
verible-verilog-format: apply it on core directory (#1540)
|
2023-10-18 16:36:00 +02:00 |
|
ariane_regfile_fpga.sv
|
verible-verilog-format: apply it on core directory (#1540)
|
2023-10-18 16:36:00 +02:00 |
|
axi_shim.sv
|
Parametrization step 3 part 2 (#1939)
|
2024-03-18 12:06:55 +01:00 |
|
branch_unit.sv
|
condition branch_unit and alu (#2342)
|
2024-07-10 11:02:18 +02:00 |
|
commit_stage.sv
|
superscalar: allow speculative instructions (#2278)
|
2024-06-20 15:55:56 +02:00 |
|
compressed_decoder.sv
|
Parametrization step 3 part 2 (#1939)
|
2024-03-18 12:06:55 +01:00 |
|
controller.sv
|
Move DCacheType to config struct (#2025)
|
2024-04-10 23:26:21 +02:00 |
|
csr_buffer.sv
|
Parametrization step 3 part 3 (last) (#1940)
|
2024-03-18 16:19:52 +01:00 |
|
csr_regfile.sv
|
csr_regfile lint error fix (#2346)
|
2024-07-10 13:13:26 +02:00 |
|
cva6.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
cva6_accel_first_pass_decoder_stub.sv
|
Fix SuperScalar config and add CVA6Cfg to first pass decoder (#2047)
|
2024-04-17 16:34:08 +02:00 |
|
cva6_fifo_v3.sv
|
Verible reformat (#2014)
|
2024-04-08 11:26:08 +02:00 |
|
cva6_rvfi.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
cva6_rvfi_probes.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
cvxif_fu.sv
|
Hypervisor extension (#1938)
|
2024-03-21 10:28:01 +01:00 |
|
decoder.sv
|
decoder.sv: add checks for some B instructions (fix #2276) (#2282)
|
2024-06-21 10:54:10 +02:00 |
|
ex_stage.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
Flist.cva6
|
superscalar: allow speculative instructions (#2278)
|
2024-06-20 15:55:56 +02:00 |
|
Flist.cva6_gate
|
Add support for cv32a65x dedicated synthesis (#2178)
|
2024-06-04 10:58:09 +02:00 |
|
fpu_wrap.sv
|
Make D independent on xlen (#2005)
|
2024-05-12 20:15:50 +02:00 |
|
id_stage.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
instr_realign.sv
|
Fix instruction realign when C extension is not used (#2241)
|
2024-06-13 11:17:25 +02:00 |
|
issue_read_operands.sv
|
superscalar: do not issue CSR with another instruction (#2329)
|
2024-07-05 23:49:44 +02:00 |
|
issue_stage.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
load_store_unit.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
load_unit.sv
|
Define InstrTlbEntries, DataTlbEntries, cfg.NrLoadPipeRegs, NrStorePipeRegs, DcacheIdWidth as CVA6 parameters (#2034)
|
2024-04-12 09:06:35 +02:00 |
|
lsu_bypass.sv
|
Parametrization step 2 (#1908)
|
2024-03-08 22:53:42 +01:00 |
|
macro_decoder.sv
|
Parametrization step 3 part 3 (last) (#1940)
|
2024-03-18 16:19:52 +01:00 |
|
mult.sv
|
Parametrization step 3 part 3 (last) (#1940)
|
2024-03-18 16:19:52 +01:00 |
|
multiplier.sv
|
Parametrization step 3 part 3 (last) (#1940)
|
2024-03-18 16:19:52 +01:00 |
|
perf_counters.sv
|
Parametrize MHPMCounterNum inside core/perf_counters.sv (#1949)
|
2024-03-25 11:37:54 +01:00 |
|
round_interval.sv
|
superscalar: allow speculative instructions (#2278)
|
2024-06-20 15:55:56 +02:00 |
|
scoreboard.sv
|
superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322)
|
2024-07-05 14:09:48 +02:00 |
|
serdiv.sv
|
Parametrization step 3 (#1935)
|
2024-03-15 17:21:34 +00:00 |
|
store_buffer.sv
|
Parametrization step 3 part 3 (last) (#1940)
|
2024-03-18 16:19:52 +01:00 |
|
store_unit.sv
|
Define InstrTlbEntries, DataTlbEntries, cfg.NrLoadPipeRegs, NrStorePipeRegs, DcacheIdWidth as CVA6 parameters (#2034)
|
2024-04-12 09:06:35 +02:00 |
