github-mirrors/cva6
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva6.git synced 2025-06-28 09:16:22 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions 1
cva6/core
History
Guillaume Chauvon 4b9cbf9223
Some checks failed
bender-up-to-date / bender-up-to-date (push) Has been cancelled
Details
ci / build-riscv-tests (push) Has been cancelled
Details
ci / execute-riscv64-tests (push) Has been cancelled
Details
ci / execute-riscv32-tests (push) Has been cancelled
Details
Various fixes for CVXIF following verification. (#2678) 
* [CVXIF] Various fixes for bugs report with CVXIF's UVM agent

* Update options and simulators to support CVXIF's UVM agent

---------

Co-authored-by: ajalali <ayoub.jalali@external.thalesgroup.com>
Co-authored-by: André Sintzoff <61976467+ASintzoff@users.noreply.github.com>
2024-12-20 13:28:49 +01:00
..
cache_subsystem fix size of vectors when AxiNumWords=1 (#2639) 2024-12-03 07:14:29 +01:00
cva6_mmu bug fix: canonical check on virtual address for data accesses (#2667) 2024-12-16 11:07:24 +01:00
cvfpu@3116391bf6 Cvfpu from vendor to submodule (#2070) 2024-04-23 14:54:42 +02:00
cvxif_example Fixes and Update CVXIF non regression tests, regression and TB (#2424) 2024-08-01 16:06:24 +02:00
frontend Altera opt 2 (#2602) 2024-11-21 23:36:18 +01:00
include Adding support for Scalar Crypto Extension (Bitmanip instructions for Cryptography, Zbkb) (#2653) 2024-12-18 22:35:41 +01:00
pmp Pmp/extracted pmp master (#2528) 2024-12-04 10:06:36 +01:00
acc_dispatcher.sv expand glob port maps (#2585) 2024-11-07 16:51:46 +01:00
alu.sv Adding support for Scalar Crypto Extension (Bitmanip instructions for Cryptography, Zbkb) (#2653) 2024-12-18 22:35:41 +01:00
amo_buffer.sv Parameterization and other fixes for downstream project (#1950) 2024-04-05 13:02:18 +02:00
ariane_regfile.sv verible-verilog-format: apply it on core directory (#1540) 2023-10-18 16:36:00 +02:00
ariane_regfile_ff.sv verible-verilog-format: apply it on core directory (#1540) 2023-10-18 16:36:00 +02:00
ariane_regfile_fpga.sv Altera opt 3 (#2613) 2024-11-28 14:26:29 +01:00
axi_shim.sv Parametrization step 3 part 2 (#1939) 2024-03-18 12:06:55 +01:00
branch_unit.sv spyglass: move assignments in if clause as only used there (#2444) 2024-08-13 17:11:10 +02:00
commit_stage.sv expand glob port maps (#2585) 2024-11-07 16:51:46 +01:00
compressed_decoder.sv spyglass: remove useless assignments (#2439) 2024-08-12 15:06:39 +02:00
controller.sv expand glob port maps (#2585) 2024-11-07 16:51:46 +01:00
csr_buffer.sv Parametrization step 3 part 3 (last) (#1940) 2024-03-18 16:19:52 +01:00
csr_regfile.sv csr only uses one commit port (#2671) 2024-12-17 23:37:02 +01:00
cva6.sv csr only uses one commit port (#2671) 2024-12-17 23:37:02 +01:00
cva6_accel_first_pass_decoder_stub.sv Fix SuperScalar config and add CVA6Cfg to first pass decoder (#2047) 2024-04-17 16:34:08 +02:00
cva6_fifo_v3.sv Altera opt 1 (#2592) 2024-11-15 14:34:15 +01:00
cva6_rvfi.sv RVFI : For synchronous trap, check mcause MSB also (#2674) 2024-12-19 12:10:56 +01:00
cva6_rvfi_probes.sv superscalar: make SuperscalarEn a CVA6Cfg attribute (#2322) 2024-07-05 14:09:48 +02:00
cvxif_compressed_if_driver.sv Various fixes for CVXIF following verification. (#2678) 2024-12-20 13:28:49 +01:00
cvxif_fu.sv Fixes and Update CVXIF non regression tests, regression and TB (#2424) 2024-08-01 16:06:24 +02:00
cvxif_issue_register_commit_if_driver.sv Various fixes for CVXIF following verification. (#2678) 2024-12-20 13:28:49 +01:00
decoder.sv Adding support for Scalar Crypto Extension (Bitmanip instructions for Cryptography, Zbkb) (#2653) 2024-12-18 22:35:41 +01:00
ex_stage.sv Increase code coverage on second ALU by removing branch logic (#2362) 2024-08-26 17:32:24 +02:00
Flist.cva6 Pmp/extracted pmp master (#2528) 2024-12-04 10:06:36 +01:00
Flist.cva6_gate Fix gate simulation: Update hpdcache_sram black box (#2632) 2024-11-27 14:45:15 +01:00
fpu_wrap.sv Make D independent on xlen (#2005) 2024-05-12 20:15:50 +02:00
id_stage.sv Various fixes for CVXIF following verification. (#2678) 2024-12-20 13:28:49 +01:00
instr_realign.sv Fix: Replace riscv_pkg:VLEN by CVA6Cfg.VLEN 2024-10-23 18:24:38 +02:00
issue_read_operands.sv Various fixes for CVXIF following verification. (#2678) 2024-12-20 13:28:49 +01:00
issue_stage.sv Altera opt 3 (#2613) 2024-11-28 14:26:29 +01:00
load_store_unit.sv Pmp/extracted pmp master (#2528) 2024-12-04 10:06:36 +01:00
load_unit.sv condition load and store modules (#2349) 2024-07-13 09:32:51 +02:00
lsu_bypass.sv Parametrization step 2 (#1908) 2024-03-08 22:53:42 +01:00
macro_decoder.sv Parametrization step 3 part 3 (last) (#1940) 2024-03-18 16:19:52 +01:00
mult.sv Parametrization step 3 part 3 (last) (#1940) 2024-03-18 16:19:52 +01:00
multiplier.sv Parametrization step 3 part 3 (last) (#1940) 2024-03-18 16:19:52 +01:00
perf_counters.sv Parametrize MHPMCounterNum inside core/perf_counters.sv (#1949) 2024-03-25 11:37:54 +01:00
scoreboard.sv document issue stage (#2598) 2024-11-12 20:28:25 +01:00
serdiv.sv cut dangerous path from flush to issue (#2666) 2024-12-12 19:10:26 +01:00
store_buffer.sv Parametrization step 3 part 3 (last) (#1940) 2024-03-18 16:19:52 +01:00
store_unit.sv Code clean-up of the number of register address bits (#2483) 2024-08-30 17:22:53 +02:00