Blaise Tine
|
38f166f090
|
texture unit hardware optimizations
|
2021-12-02 10:22:21 -08:00 |
|
Blaise Tine
|
b995843a5b
|
cocogfx fixes and refactoring
|
2021-11-25 13:58:09 -05:00 |
|
Blaise Tine
|
e380ded5e1
|
Merge branch 'master' into graphics
|
2021-10-15 19:32:11 -07:00 |
|
Blaise Tine
|
8e82ee00a0
|
minor update
|
2021-09-29 09:32:21 -07:00 |
|
Blaise Tine
|
bbcb50ba81
|
minor update
|
2021-09-29 04:49:36 -04:00 |
|
Blaise Tine
|
a45261b530
|
code refactoring for Vivado compatibility
|
2021-09-29 03:24:17 -04:00 |
|
Blaise Tine
|
9f34b2944c
|
code refactoring for Vivado, sv2v, and yosys compatibility
|
2021-09-27 08:55:10 -04:00 |
|
Blaise Tine
|
9b04f3d9d6
|
Updated README and synthesis scripts
|
2021-09-22 07:50:47 -07:00 |
|
Blaise Tine
|
a46c32ed4b
|
Adding Vortex Yosys build support
|
2021-09-08 23:04:33 -04:00 |
|
Blaise Tine
|
fe5112b6c1
|
minor updates
|
2021-09-05 23:05:21 -07:00 |
|
Blaise Tine
|
33a83cc733
|
adding fpu_core synthesis build
|
2021-09-05 20:27:55 -07:00 |
|
Blaise Tine
|
bb1ceffadd
|
rebase master update
|
2021-07-30 21:03:14 -07:00 |
|
Blaise Tine
|
0319283ea7
|
minor update
|
2021-07-20 21:42:22 -07:00 |
|
Blaise Tine
|
ff5ec3adc8
|
minor update
|
2021-07-17 07:23:35 -07:00 |
|
Blaise Tine
|
5c40422e4f
|
dcache response bus optimization
|
2021-07-12 10:14:48 -07:00 |
|
Blaise Tine
|
f84c8a0b5d
|
instr_sched => ibuffer
|
2021-06-27 19:36:43 -07:00 |
|
Blaise Tine
|
1ea738ed26
|
lkg build
|
2021-06-25 16:28:10 -07:00 |
|
Blaise Tine
|
03406c0a3f
|
project tests refactoring
|
2021-06-13 17:42:04 -07:00 |
|
Blaise Tine
|
3cc1190cd7
|
CSRs I/O refactoring
|
2021-06-11 03:08:07 -07:00 |
|
Blaise Tine
|
79638c89de
|
adding synthesis build for shared memory
|
2021-05-25 22:02:42 -07:00 |
|
Blaise Tine
|
bde6a69ea0
|
adding support for multi-banks memory bus
|
2021-05-04 07:32:03 -07:00 |
|
Blaise Tine
|
2f5ccdcf45
|
quartus synthesis build update
|
2021-04-19 21:29:39 -07:00 |
|
Blaise Tine
|
5cfd6e6f82
|
minor updates
|
2021-04-04 04:04:41 -07:00 |
|
Blaise Tine
|
4d1b530483
|
minor update
|
2021-04-02 23:32:28 -07:00 |
|
Blaise Tine
|
6c3d32db8a
|
minor update
|
2021-04-02 14:11:16 -07:00 |
|
Blaise Tine
|
81fa819c08
|
minor update
|
2021-04-01 12:37:10 -07:00 |
|
Blaise Tine
|
7560202f8b
|
cache bank refactoring - removing unecessary core response fifo & restoring single port data access
|
2021-02-21 21:47:46 -08:00 |
|
Blaise Tine
|
3e961c4e6e
|
minor update
|
2021-02-21 15:14:46 -08:00 |
|
Blaise Tine
|
6739dc7923
|
minor update - registering execute units skid buffers
|
2021-02-21 15:11:08 -08:00 |
|
Blaise Tine
|
05f93fac20
|
minor update
|
2021-02-20 13:15:15 -08:00 |
|
Blaise Tine
|
31b3e380dc
|
minor update
|
2021-02-15 09:23:40 -08:00 |
|
Blaise Tine
|
073964fdf7
|
minor update
|
2021-02-12 08:52:06 -08:00 |
|
Blaise Tine
|
ab63ac9e5d
|
cache request interfaces update
|
2021-02-10 20:55:04 -08:00 |
|
Blaise Tine
|
72b6713a72
|
updating fdiv/fsqrt bram hex files, reset_delay updaet
|
2021-02-04 09:02:18 -08:00 |
|
Blaise Tine
|
8775f63ec4
|
lkg build rollout with 16cores optimization on arria10
|
2021-01-24 16:49:22 -08:00 |
|
Blaise Tine
|
74a687e395
|
minor updates
|
2021-01-18 05:43:30 -08:00 |
|
Blaise Tine
|
a69ba5ad7b
|
cache flush support
|
2021-01-17 05:50:29 -08:00 |
|
Blaise Tine
|
d4e7b28be8
|
cache refactoring
|
2021-01-17 00:18:56 -08:00 |
|
Blaise Tine
|
e770824d47
|
fixed afu cci write bug, fixed profile cache write miss bug, fixed bram byteenable inferance
|
2021-01-10 20:26:15 -08:00 |
|
Blaise Tine
|
146c285aa0
|
minor update
|
2021-01-06 19:59:04 -08:00 |
|
Blaise Tine
|
2058718f0f
|
minor updates
|
2021-01-06 07:18:14 -08:00 |
|
Blaise Tine
|
31ff70fd4e
|
minor updates
|
2021-01-05 15:03:41 -08:00 |
|
Blaise Tine
|
d44144f72f
|
FPU float<->int conversion optimization
|
2020-12-29 15:37:45 -08:00 |
|
Blaise Tine
|
25df233005
|
Adding Altera Stratix 10 support
|
2020-12-27 10:44:57 -08:00 |
|
Blaise Tine
|
4b7d871d62
|
allowing partial cache request submissions, io bus support broken
|
2020-12-21 03:53:13 -08:00 |
|
Blaise Tine
|
4bbd7bf408
|
performance refactoring - rebalanced stream buffers accross the device to enforce output buffering rule at compoments boudaries, finally resolved block ram R/W collusion discrepencies,
|
2020-12-19 02:45:06 -08:00 |
|
Blaise Tine
|
e0905f8352
|
minor update
|
2020-12-09 05:34:27 -08:00 |
|
Blaise Tine
|
14baec86d5
|
moved apae sources into rtl/afu
|
2020-12-08 04:59:11 -08:00 |
|
Blaise Tine
|
d68b32cd60
|
minor update
|
2020-12-06 22:40:27 -08:00 |
|
Blaise Tine
|
c3ec4c9e90
|
minor update
|
2020-12-03 09:30:59 -08:00 |
|