github-mirrors/cva5
1
0
Fork 0
mirror of https://github.com/openhwgroup/cva5.git synced 2025-04-20 03:57:18 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
580 commits 2 branches 1 tag 11 MiB
Commit graph

580 commits

This branch
This branch
All branches
Author SHA1 Message Date
Eric Matthews
3b59abdc79 added missing Intel LUTRAM attributes 2019-09-05 15:49:22 -07:00
Eric Matthews
42aeaf0c79 FIFO reg bypass for fetch buffer and tracing updates 2019-09-05 14:59:42 -07:00
Eric Matthews
aa4824a462 id tracking updates and barrel shifter update 2019-09-04 20:44:12 -07:00
Eric Matthews
1df419913d updated makefile 2019-09-04 13:56:52 -07:00
Eric Matthews
c9015dc180 fixed quick div reuse timing bug 2019-09-04 09:02:54 -07:00
Eric Matthews
5f2dfd21db unit wb renaming 2019-09-04 08:45:33 -07:00
Eric Matthews
184aad14c8 code cleanups 2019-09-03 17:26:08 -07:00
Eric Matthews
38472acec5 assert fix 2019-09-03 17:25:44 -07:00
Eric Matthews
a773873f01 changes for vivado simulation 2019-09-03 16:48:58 -07:00
Eric Matthews
863c7ae6e6 code cleanups 2019-09-03 10:44:39 -07:00
Eric Matthews
db775b826e misc fixes 2019-09-02 15:57:40 -07:00
Eric Matthews
3717214b56 rewrite of id_tracking 2019-09-02 15:57:28 -07:00
Eric Matthews
2ae42cc9eb resource savings 2019-09-02 10:58:18 -07:00
Eric Matthews
daaf28f9e3 force nochange mode instead of default read_first 2019-09-02 10:57:37 -07:00
Eric Matthews
1bfdbd9d26 updates for compliance build 2019-09-02 10:44:14 -07:00
Eric Matthews
0524004047 further code cleanup 2019-09-01 21:10:09 -07:00
Eric Matthews
a34714db52 code cleanup 2019-09-01 20:44:13 -07:00
Eric Matthews
89ae201b30 writeback to shared ID register file 2019-09-01 20:35:41 -07:00
Eric Matthews
f75f981f36 writeback tweak 2019-09-01 18:44:10 -07:00
Eric Matthews
c0727257f4 Now always in-order commit 2019-09-01 15:39:59 -07:00
Eric Matthews
7bd80c1f1c initial pass at new forwarding network 2019-08-30 15:37:43 -07:00
Eric Matthews
b38ecb479d changed lint options 2019-08-30 15:33:19 -07:00
Eric Matthews
782e449492 moved signal declarations 2019-08-30 15:32:44 -07:00
Eric Matthews
a7a6753ef7 split off shift counters 2019-08-30 13:51:29 -07:00
Eric Matthews
272adbf077 moved some branch logic out of decode 2019-08-30 13:27:39 -07:00
Eric Matthews
17e1215b11 removed unused file 2019-08-29 16:26:47 -07:00
Eric Matthews
5dd0befcac Removed unused signals, added additional linting criteria 2019-08-29 14:38:37 -07:00
Eric Matthews
227bbc1385 Decode/Issue unit-interface signal refactoring 2019-08-29 13:44:48 -07:00
Eric Matthews
bf5c12af25 branch unit bug fix, inuse adjustments, csr fix 2019-08-29 11:17:58 -07:00
Eric Matthews
4e35ee52f6 L/S output now shared with CSRs 2019-08-28 16:59:41 -07:00
Eric Matthews
e4299bba99 writeback frequency improvement 2019-08-28 16:57:47 -07:00
Eric Matthews
a8d7872c45 fowarding path performance fix 2019-08-23 22:22:09 -07:00
Eric Matthews
b3d39d0ebf struct to bit vector 2019-08-23 20:50:58 -07:00
Eric Matthews
d79aba9d23 Removed branch unit as a write-back unit. Refactored pre-decode logic into its own file 2019-08-21 15:56:26 -07:00
Eric Matthews
ce1dea3d1d trimmed two_plus output 2019-08-21 13:12:25 -07:00
Eric Matthews
9e0a3b2be9 Merge branch 'master' of gitlab.com:sfu-rcl/Taiga-dev 2019-08-20 22:12:52 -07:00
Eric Matthews
d368f2f4d5 writeback one-hot to mux 2019-08-20 22:08:17 -07:00
Eric Matthews
1a548616b4 FIFO cleanups 2019-08-20 22:07:53 -07:00
Eric Matthews
306a868d1d 2nd cycle forwarding removal 2019-08-20 19:44:50 -07:00
Eric Matthews
6285d7cae5 2nd cycle forwarding removal 2019-08-20 10:58:22 -07:00
Eric Matthews
ba64f8dcae critical path improvements 2019-08-19 22:18:59 -07:00
Eric Matthews
1a5751adb2 ready signal improvements 2019-08-19 15:40:16 -07:00
Eric Matthews
3ec01d6524 removed uneeded wb.accepted, covered by instruction_queue_empty 2019-08-19 14:55:52 -07:00
Eric Matthews
fc0e5b9c24 ready signal changes for div and load/store 2019-08-19 14:53:54 -07:00
Eric Matthews
1ac97a8872 alu writeback changes and writeback frequency improvements 2019-08-19 14:51:54 -07:00
Eric Matthews
e41fb648be switch to write first mode 2019-08-19 14:51:02 -07:00
Eric Matthews
976ad3d5ee embench benchmarks added and binary tool made more robust 2019-08-18 17:23:01 -07:00
Eric Matthews
553a193a3c load store 2 cycle bypass 2019-08-18 17:21:29 -07:00
Eric Matthews
b45de30452 branch fix and conversion to writeback id bank 2019-08-18 15:26:44 -07:00
Eric Matthews
e3ee58c74f typo 2019-08-18 15:17:31 -07:00